




LIBRARY OF THE  
UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN

510.84

Il 6r

no. 619-626

cop. 2







510.84  
IL6N  
no.623  
cop.2

UIUCDCS-R-74-623

Math

OPTIMAL NETWORKS WITH NOR-OR  
GATES AND WIRED-OR LOGIC

by

Tsuneo Kawasaki

January 1974



DEPARTMENT OF COMPUTER SCIENCE  
UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN · URBANA, ILLINOIS

THE LIBRARY OF THE

MAR 4 1974

UNIVERSITY OF ILLINOIS  
AT URBANA-CHAMPAIGN



Digitized by the Internet Archive  
in 2013

<http://archive.org/details/optimalnetworksw623kawa>

UIUCDCS-R-74-623

OPTIMAL NETWORKS WITH NOR-OR  
GATES AND WIRED-OR LOGIC

by

Tsuneo Kawasaki

January 1974

Department of Computer Science  
University of Illinois at Urbana-Champaign  
Urbana, Illinois 61801

This work was supported in part by the National Science Foundation under Grant No. GJ-40221 and was submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Science, May 1974.





## ACKNOWLEDGEMENT

The author would like to express his deep gratitude to his advisor, Professor Saburo Muroga, for his enthusiastic guidance and encouragement during the preparation of this thesis, and also for his careful reading and valuable suggestions for the improvement of the original manuscript.

The author wishes to thank Dr. Y. Kambayashi for his many suggestions. He also thanks his colleague, J. N. Culliney, H. C. Lai and K. R. Hohulin for their variable suggestions.

This work was supported in part by the National Science Foundation under Grant No. NSF-GJ-40221.



## ABSTRACT

Generally, Emitter Coupled Logic (ECL) gates have dual outputs (i.e., NOR-OR) and the outputs of two or more ECL gates can be tied together to realize OR functions without extra gates. This is called Wired-OR. Using gates with dual outputs and Wired-ORs, an algorithm to get the optimal networks, i.e., those which have a minimum number of NOR-OR gates and, as the secondary objective, a minimum number of connections, for a given arbitrary function, is discussed in this paper, under the assumption that only non-complimented variables are available as the network inputs. Only NOR-OR gates are used in these networks, but this algorithm can also be applied to networks with NAND-AND gates and Wired-ANDs.

First, the algorithm derives all networks which have a minimum number of NOR gates, using NOR gates only, and next it obtains all possible OR outputs of gates in the NOR network such that OR output can be connected to a successor gate without changing its output value but with replacing its inputs by this connection. Finally, it forms Wired-ORs in the resultant network with NOR-OR gates. Thus the optimal network for the given function has been obtained.

Based on this algorithm, optimal networks for all functions of three variables and also some functions of four variables are found.



## TABLE OF CONTENTS

	Page
1. INTRODUCTION . . . . .	1
2. BASIC PROPERTIES AND PROCEDURE OUTLINE . . . . .	4
3. LOGICAL DESIGN PROBLEMS BASED ON INTEGER PROGRAMMING FORMULATION . . . . .	21
4. ALGORITHM FOR THE DERIVATION OF OPTIMAL NETWORKS WITH NOR-OR GATES AND WIRED-OR LOGIC . . . . .	26
5. COMPUTATIONAL RESULTS BY THE ALGORITHM . . . . .	34
6. CONCLUSION . . . . .	43
LIST OF REFERENCES . . . . .	45
APPENDICES . . . . .	47



## 1. INTRODUCTION

One of the major objectives in logical design of digital networks is the derivation of optimal networks. The optimality of a network is usually defined as the minimization of the number of gates, connections, levels, the chip area for an integrated circuit (IC), or others.

In this paper, using Emitter Coupled Logic (ECL) gates in ICs which have NOR-OR functions as their dual outputs and assuming that all external variables are non-complemented, logical design problem of optimal network is discussed, permitting the use of Wired-OR logic defining the optimality as the minimization of the number of gates first, and the number of connections next. Also optimal networks with ECL gates are derived for all switching functions of three variables and also functions of four variables which can be implemented with five or less NOR gates. The algorithm for this logical design problem consists of three phases as follows:

Phase 1: All the networks consisting of only NOR gates in which the number of NOR gates is minimized without necessarily minimizing the number of connections are derived by Y. Kambayashi using the logical design procedure based on Integer Programming (IP) formulation developed by Muroga et. al. <sup>(2)(5)(8)(12)</sup> In this phase, all the NOR networks for each function are

synthesized. The basic nature of the IP formulation is to model the network using linear inequalities where the unknowns in these inequalities assume the value 0 or 1, which represent the absence or presence of a connection, respectively. Each solution of these inequalities corresponds to a network. This is a 0-1 IP problem.

Phase 2: All the OR output of gates such that the OR output of each gate can be connected to a successor gate without changing its output value but with replacing its inputs corresponding to that OR output are exhausted by checking every pair of the OR output of a gate and a successor gate in each NOR network obtained in phase 1. Then the connections from those OR outputs actually replace the corresponding input connections in the successor gate in the original network in order to reduce the number of connections in the network. (See Figure 2.1 where the connections to gate k from the inputs to gate j in (a) are replaced by the OR output of gates j, as shown in (b)).

Phase 3: Wired-ORs which are formed by tying down some connections without changing the output values of gates to which these connections go are exhausted by checking every set of connections in each network obtained in Phase 2. Then the optimal networks for each function has been exhausted.



Wired-ORs are formed as follows: If output of some gates and/or some external variables are connected to only the same set of gates, (Figure 1.1 (a)), we can form a Wired-OR as shown in Figure 1.1 (b).




Figure 1.1--A Wired-OR

Compared with the design approach which derives the optimal network of NOR-OR gates with Wired-ORs by the IP formulation only, this approach reduces greatly computer time. It took 200 seconds (IBM 360/75) for all switching functions (77 representative functions by P-equivalence excluding trivial functions) of three variables, and 130 seconds for functions (312 representative function by P-equivalence) of four variables which can be implemented with five or less NOR-OR gates.

## 2. BASIC PROPERTIES AND PROCEDURE OUTLINE

Let us describe basic properties in each phase in more details.

**2.1 Phase 1:** Solution of the logical design problems based on the IP formulation.

In Phase 1, all networks which have the minimum number of NOR gates but where a number of connections is not necessarily minimized (i.e., all networks with a minimum number of gates no matter whether they have a minimum number of connections as the secondary objective) are obtained for each function by solving the logical design problem based on the IP formulation which is discussed in the next chapter.

**2.2 Phase 2:** Derivation of OR-output-to-gate connections.

(A) In each of the networks derived in Phase 1, gates generally have inputs from NOR outputs of the other gates and/or external variables. If gates  $j$  and  $k$  share the same inputs like Figure 2.1(a), the three inputs to gate  $k$  may be




Figure 2.1--OR-output-to-gate connection

replaced by a single connection from the OR output of gate  $j$  like Figure 2.1(b). Generally  $i-1$  connections are eliminated if two gates  $j$  and  $k$  share  $i$  inputs in Figure 2.1. If gate  $j$  has only one input (i.e.,  $i = 1$ ), the number of connections does not change. But this connection is still a candidate of OR-output-to-gate connection by the following reason. When we consider Wired-ORs, the OR output corresponding to this input can be an input to a Wired-OR which is to be considered in Phase 3. (See Figure 2.2).




Figure 2.2--The OR output from a single input gate

- (B) A gate  $k$  can have inputs from the OR outputs of other gates under the following three restrictions.

Restriction 1:

- (i) Gate  $k$  must have two or more inputs.

If gate  $k$  has only one input, in other words, the OR output of another gate  $j$  is connected to gate  $k$  like Figure 2.1(b) to replace the connection from the input of gate  $j$  to gate  $k$ , these two gates have the same output functions,

(i.e., NOR and OR outputs) and one gate is redundant.  
(See Figure 2.3).




Figure 2.3--A redundant gate

(ii) Inputs of gate k must not be connected from the OR outputs of its successor gates or itself to avoid a loop (See Figure 2.4).




Figure 2.4--Loop-free networks

(iii) Inputs of gate k must not be connected from other gates whose NOR outputs are already connected to gate k. This is because the output of gate k becomes always "0" (Figure 2.5).




Figure 2.5--The Output of gate k is always "0"

(C) All the possible OR-output-to-gate connections are derived by checking every pair of the OR output of a gate and a successor gate such as gates  $j$  and  $k$  in Figure 2.1(b).

Some gates have a possibility to have only one input from an OR output, and some other gates have possibilities to have two or more inputs from OR outputs. But in all of these cases we do not necessarily replace the input connections to the successor gate by the corresponding OR-output-to-gate connections to reduce the number of connections. The reason for this is as follows: If a gate  $k_s$  has a possibility to have only one input from the OR output of gate  $j_s$ , and if this OR output is inputs to other gates as shown in Figure 2.6(a), we





Figure 2.6--Some gate should keep original inputs


can derive a Wired-OR for the inputs to the other three successor gates unless we replace the inputs to gate  $k_s$  by OR-output-

to-gate connection from gate  $j_s$  as shown in Figure 2.6(b). The number of connections in the network in Figure 2.6(b) is smaller than that in (a). So gate  $k_s$  should not have an input from OR output but have original inputs. Consequently, we have to further check every OR-output-to-gate connection later in section 2.3 (B) to find out whether a Wired-OR instead of the OR-output-to-gate connections can reduce the number of connections.

If a gate has possibilities to have two or more inputs from OR outputs, these OR-output-to-gate connections have the same problem, as illustrated in Figure 2.7. If gate  $k_m$  has two



(a) Connections in class  $i$   
18 connections



(b) Connections in class  $i_s$   
17 connections

Figure 2.7--The set in class  $i_s$  should be chosen

inputs from OR outputs of gates  $j_{m1}$  and  $j_{m2}$ , a Wired-OR can not be formed for inputs of the other three gates (See Figure 2.7(a)). But if gate  $k_m$  has only one input from the OR output



of gate  $j_{m1}$ , a Wired-OR can be formed for inputs of the other three gates as shown in Figure 2.7(b). This reduces the number of connections in the entire network, though the number of inputs of gate  $k_m$  increases.

Therefore we divide all the gates in the network into three sets of gates S, M, and the remainder in order to facilitate our checking OR-output-to-gate connections to find out whether Wired-ORs can reduce the number of connections. Set S consists of gates each of which has a possibility to have only one input from an OR output like gate  $k_s$  in Figure 2.6 (a), and set M consists of gates each of which has possibilities to have two or more inputs from OR outputs like gate  $k_m$  in Figure 2.7.

If a gate has a possibility to have  $R_o$  inputs from OR outputs, then there are  $2^{R_o}-1$  possible ways to replace the corresponding inputs of the gate by the OR-output-to-gate connections, where  $R_o$  is the number of the OR outputs. Examples are shown in Figure 2.8 for  $R_o = 2$ , and there are  $2^2-1 = 3$  possible




Figure 2.8--All possible ways to replace by two OR-output-to-gate connections

ways to replace the corresponding inputs by OR-output-to-gate connections like (a), (b), and (c). If we do not consider Wired-ORs, the connection configuration in (a) should be chosen because the number of connections is the minimum among these three connection configurations, (a), (b) and (c). But when we consider Wired-ORs as we will in the next section, some OR-output-to-gate connections must not replace the corresponding inputs like the case of the OR output of gate  $j_{m2}$  in Figure 2.7 (b), even though the number of inputs of gate  $k_m$  increases. Since the above trade off between Wired-ORs and OR-output-to-gate connections differs with different connection configurations, we classify these  $2^{R_o}-1$  connection configurations according to the number of all the input connections to gate  $k_m$ , as follows; class 1 is the configurations in each of which gate  $k_m$  has the minimum number of connections (i.e., the minimum compared with the numbers of connections of other connection configurations of the gate  $k_m$ ), class 2 is the configuration in each of which gate  $k_m$  has the second minimum of connections, and so on. Thus in Figure 2.7 a set of connections in class  $i_s$  should be chosen rather than a set of connections in class  $i$ , though  $i < i_s$ . Thus we have to consider which class of connections has the minimum number of connections in the entire network, by taking into account Wired-ORs.  $2^{R_o}-1$  is a fairly large number even if  $R_o$  is small, and it is tedious to derive Wired-ORs.



Suppose gate  $k_m$  has different configurations of connections from OR outputs and these configurations are different classes. Then if we keep only connection configurations satisfying the next restriction discarding other connection configurations, we can decrease the number of connection configurations to be considered such that the scope of later search for optimal networks is narrowed down.

Restriction 2:

(i) Choose a connection configuration in class 1 if every connection configuration has no OR outputs connected to any Wired-OR. This is because we do not need to take into account Wired-ORs in this case, and class 1 is a configuration in which gate  $k_m$  has the minimum number of connections.

(ii) Otherwise, choose every connection configuration which has OR outputs connected to any Wired-OR and also satisfy  $d > 0$  discussed in the following. This is because if a connection configuration in class  $i$  ( $i > 1$ ) has OR outputs connected to any Wired-OR, there is a possibility that the number of connections in the connection configuration in class  $i$  becomes smaller with Wired-ORs than the number of connections in the connection configuration in class 1.

The number of connections for a Wired-OR with  $k_1$  inputs and  $k_2$  outputs is counted as  $k_1 + k_2 - 1$ . (We will discuss in

the next section why the number of connections for a Wired-OR is counted as  $k_1 + k_2 - 1$ .) If we do not use this Wired-OR,  $k_1 \times k_2$  connections are required. So we can reduce the number of connections by at most  $k_1 \times k_2 - (k_1 + k_2 - 1)$  using this Wired-OR. But the number of connections to gate  $k_m$  increases by using this connection configuration in class  $i$  instead of the connection configuration in class  $l$ . Let us assume this increase to be  $k_c$ . Let us define  $d$  as:

$$d = k_1 \times k_2 - (k_1 + k_2 - 1) - k_c$$

$d$  is the maximum number by which we can reduce the number of connections in the network by using this connection configuration in class  $i$  instead of the connection configuration in class  $l$ . Thus, if the number of connections is reduced by Wired-ORs,  $d > 0$  must hold.

### 2.3 Phase 3: Derivation of Wired-ORs

Let us discuss basic properties in (A) and (B) first.

- (A) The following properties about the effects of use of Wired-ORs are known.<sup>(6)</sup> The networks obtained by Phase 1 consist of only NOR gates and Phase 2 was applied to all NOR gates except the network output gate (gate 1). First notice that Phase 2 obviously does not change the number of gates, though the number of connections may be reduced. Theorem 1 shows that the number of gates is still not reduced even when Wired-ORs are considered to all NOR-OR gates except the network output NOR gate.

Theorem 2 shows a basic property when a Wired-OR is considered to only the network output NOR gate, if the network output gate has the NOR output only.

Theorem 1 The number of NOR-OR gates in any network consisting of NOR-OR gates only without Wired-ORs which has a minimum number of NOR-OR gates can not be reduced by using Wired-ORs whose outputs are connected to NOR-OR gates, but not using Wired-ORs whose outputs are connected to the network output terminal. The number of connections in the network may be reduced.

Proof Assume that there exists a network which has fewer NOR-OR gates by mixing with Wired-ORs whose outputs are connected to NOR-OR gates than a network without Wired-ORs which has a minimum number of gates. Change all the Wired-ORs such as (a) in Figure 2.9 to ordinary input connections in (b). In this conversion, no NOR-OR gate is added but some connections are added, so the new network without




Figure 2.9--Conversion of a NOR-OR network

Wired-ORs have fewer NOR-OR gates than the network with a minimum number of NOR-OR gates without Wired-ORs. This contradicts the assumption that the network with a minimum number of NOR-OR gates without Wired-ORs has the minimal number of gates. The number of connections may be reduced by going from (b) to (a). Q.E.D.

Because of Theorem 1, the number of gates is not changed by Part 1 of Phase 3. But since the reduction of the number of connections is different for a different function in Phase 2 or 3, we considered all networks with a minimum number of NOR gates but without minimizing the number of connections in Phase 1.

Theorem 2 If an optimal NOR-OR network without Wired-ORs realizing function  $f$  consists of  $R_n - 1$  NOR-OR gates and if the network output gate has the NOR output only, an optimal network realizing the same function using NOR-OR gates and only a Wired-OR connected to the network output (No Wired-ORs connected to any other gate) may have at most two less gates, the number of connections may also be reduced, and there exist functions which consist of exactly  $R_n - 2$  NOR-OR gates in their optimal networks.

Proof If optimal networks without Wired-ORs for  $f$  and  $\bar{f}$  require  $R_{n1}$  and  $R_{n2}$  NOR-OR gates (including the network output gate which has the NOR output only), respectively then  $|R_{n1} - R_{n2}| \leq 1$  holds, because a network realizing

$f$  or  $\bar{f}$  can be obtained by connecting one extra NOR gate to the network output gate of an optimal network without Wired-ORs realizing  $\bar{f}$  or  $f$ , respectively. Suppose the network for  $f$  without Wired-ORs has  $R_{n1} = R_{n2} + 1$  NOR-OR gates (including the network output gate which has the NOR output only). The network realizing  $f$  is obtained by replacing the network output gate of an optimal network for  $\bar{f}$  taking into account a Wired-OR, and this network requires  $R_{n2} - 1$  NOR-OR gates. This means that the network for  $f$  requires  $R_{n1} - 2$  NOR-OR gates. Since Wired-ORs other than the Wired-OR whose output is connected to the network output do not reduce the number of NOR-OR gates as stated in Theorem 1, this number  $R_{n1} - 2$  is the least possible result. Q.E.D.

Theorem 1 is still true even if "NOR-OR" in the statement is replaced by "NOR."

Since Wired-ORs are not ordinary gates physically, Wired-ORs shown in Figure 1.1 should satisfy the following restrictions.<sup>(6)</sup>

Restriction 3:

- (i) If an input of a NOR-OR gate is connected to a Wired-OR, that input cannot be connected to other gate, other Wired-ORs or the output terminal.
- (ii) If an external variable is connected to a Wired-OR, it cannot be connected to any gates, any other Wired-ORs or the output terminal.



(iii) A Wired-OR can not be connected to any other Wired-ORs.

(B) Next, we define how to count the number of connections for a Wired-OR.

Suppose we have a network shown in Figure 2.10 (a). Out of this connection configuration, we can form Wired-ORs as shown in Figure 2.10 (b) and (c). Each Wired-OR in these examples has three inputs and goes to three gates. From the original network (a) which requires nine connections, we get network (b) consisting of six connections.




Figure 2.10--Examples of a Wired-OR

Generalizing this conversion, we can form a Wired-OR consisting of  $k_1 + k_2$  connections generally for a set of connections from  $k_1$  inputs going to  $k_2$  outputs which require  $k_1 \times k_2$  connections. Network (c) which consists of five connections is also feasible. For this connection configuration, we get a Wired-OR consisting of  $k_1 + k_2 - 1$  generally. If we assume that this network (c) is located on a single IC chip, this counting method of the number of connections may be reasonable. It is very difficult to define the way of counting the number of connections for a general case. But counting as shown in the case (c) would be one of reasonable definitions, and this counting is used in this paper. Therefore, the number of connections required by a Wired-OR which has  $k_1$  inputs and  $k_2$  outputs is  $k_1 + k_2 - 1$ .

Next, let us discuss the algorithm in detail.

- (C) At first in phase 3, Wired-ORs whose outputs are connected to only NOR-OR gates but are not used as network outputs are derived using networks obtained by Phase 2. If  $R_k$  denotes the number of gates which have a possibility to have at least one input from OR output in each network obtained by Phase 1,  $2^{R_k} - 1$  possible new networks can be derived by Phase 2 from each original network obtained by Phase 1 by replacing or not replacing by OR-output-to-gate connections. Thus we have to check whether the total number of connections can be reduced by considering Wired-

ORs in each of all  $2^{R_k}$  possible networks, i.e.,  $2^{R_k} - 1$  new networks and one original network. So we have to check  $R_k$  gates in each network to exhaust all Wired-ORs, and totally  $2^{R_k} \times R_k$  gates in each original network obtained by Phase 1. But we can reduce this number of Theorem 3.

Theorem 3 If  $R_k$  denotes the number of gates which have a possibility to have at least one input from OR output in each original network obtained by Phase 1, we need to check only  $2^{R_k} - 1 + R_k$  gates for each original network to exhaust all Wired-ORs (instead of  $2^{R_k} \times R_k$ ), by introducing a  $R_k$  bit down-counter. This  $R_k$  bit down-counter is used for deriving all  $2^{R_k}$  possible networks in the following manner: Each count shows the status of each of  $2^{R_k}$  networks such that each bit shows the status of each of all  $R_k$  gates; bit value "1" means that some inputs of the gate corresponding to the bit position are replaced by OR-output-to-gate connections and bit value "0" means that the inputs are not replaced by OR-output-to-gate connections but connected from the inputs of the gates as obtained by Phase 1; the count  $(0, 0, \dots, 0)$  denotes the original network.

Proof An example of this down-counter is shown in Figure 2.11. Initially all bits are set to "1." This means that some inputs of each gate of all  $R_k$  gates in the network corresponding to this count  $(1, 1, \dots, 1)$  are replaced by OR-output-to-gate connections. We need to check  $R_k$



Gate #.	$R_k$	$R_k - 1$	. . .	5	4	3	2	1
	1	0	. . .	0	1	1	0	1

When we have a count as shown above, for example, some inputs of gates 1, 3, 4 . . . and  $R_k$  are replaced by the respective OR-output-to-gate connections, and any inputs of gates 2, 5, . . . and  $R_k - 1$  are not replaced by OR-output-to-gate connections but connected from the inputs of these gates as obtained by Phase 1.

Figure 2.11--A  $R_k$  bit down-counter

gates for this network to exhaust the possible Wired-ORs. The remaining  $2^{R_k} - 1$  possible networks are derived by the counts of the counter by counting down one by one. The down-count has the basic property that exactly one bit is changed from "1" to "0" in each down-count, even though more than one bit may be changed from "0" to "1." For each of these  $2^{R_k} - 1$  possible networks, we need to check only one gate whose corresponding bit of the  $R_k$  bit counter is changed from "1" to "0," to find whether a Wired-OR can reduce the number of connections when the inputs of the gate is not replaced by the corresponding OR-output-to-gate connection. But we do not need to check the gates whose corresponding bits are changed from "0" to "1." This is because we want to check whether Wired-ORs

can reduce the number of connections in each network of  $2^{R_k} - 1$  possible networks and because since gates whose corresponding bits are changed from "0" to "1" (this means that the original inputs to each of these gates will be replaced by OR-output-to-gate connections) were already checked in the initial network corresponding to the count  $(1, 1, \dots, 1)$  to find whether Wired-ORs can reduce the number of connections, there is no possibility to derive any new Wired-ORs which reduce the number of connections. Therefore corresponding to each count-down, we need to check only one gate for each network of the remaining  $2^{R_k} - 1$  possible networks. This means checking  $2^{R_k} - 1 \times R_k$  gates totally, i.e.,  $R_k$  gates for the initial network and  $2^{R_k} - 1$  gate for the succeeding  $2^{R_k} - 1$  networks. Q.E.D.

An up-counter can also be used for this purpose.

- (D) Secondly, a Wired-OR whose output is used as the network output is derived by Theorem 2.
- (E) Finally, networks which have the minimum number of NOR-OR gates first and the minimum number of connections second are derived among all networks for a given function, simply by counting the numbers of gates and connections in each network and comparing them.

### 3. LOGICAL DESIGN PROBLEMS BASED ON INTEGER PROGRAMMING FORMULATION

The Integer Programming (IP) problems dealt with in this paper are so-called 0 - 1 IP problems<sup>(9)(10)</sup> and formulated to calculate all networks with the minimum number ( $R_n$ ) of NOR gates for a given function  $f$ . No fan-in and fan-out restrictions are assumed in this paper.

#### 3.1 Representation of a NOR network with inequalities<sup>(3)(6)(13)</sup>

Assuming that the network synthesis problem has  $n$  external variables  $X_1, X_2, \dots, X_n$ , all of the  $2^n$  possible input vectors must be considered. For convenience each of the input vectors  $\vec{X} = (X_1, X_2, \dots, X_n)$  is numbered as  $\vec{X}^{(j)}$  ( $j = 1, 2, 3, \dots, r = 2^n$ ) from  $\vec{X}^{(1)} = (0, 0, \dots, 0)$  through  $\vec{X}^{(r)} = (1, 1, \dots, 1)$ . Let  $w_i^k$  represent the connection from external variable  $X_i$  to gate  $k$ . If  $w_i^k = 1$ , the connection exists. If  $w_i^k = 0$ , the connection does not exist. Let the connection from gate  $i$  to gate  $k$  ( $i \neq k$ ) be denoted by  $\alpha_{ik}$ . The connection exists if  $\alpha_{ik} = 1$  and does not exist if  $\alpha_{ik} = 0$ . Let  $p_i^{(j)}$  denote the output value of gate  $i$  for input vector  $\vec{X}^{(j)}$ . Finally, let

$$\beta_{ik}^{(j)} = \alpha_{ik} p_i^{(j)} \quad (3.1)$$

#### (i) Inequalities for a network

Using the preceeding definitions, inequalities characterizing a network with  $R_n$  NOR gates are as follows:

$$\sum_{l=1}^n w_l^k x_l^{(j)} + \sum_{\substack{i=1 \\ i \neq k}}^{R_n} \beta_{ik}^{(j)} \geq 1 - U p_k^{(j)} \quad (3.2)$$

$$-\sum_{l=1}^n w_l^k x_l^{(j)} - \sum_{\substack{i=1 \\ i \neq k}}^{R_n} \beta_{ik}^{(j)} \geq -U (1 - p_k^{(j)}) \quad (3.3)$$

where  $j = 1, 2, 3, \dots, 4 = 2^n$  and  $k = 1, 2, 3, \dots, R_n$ . Here  $U$  is a positive number large enough so that inequality (3.2) is non-restrictive if  $p_k^{(j)} = 1$  and inequality (3.3) is non-restrictive if  $p_k^{(j)} = 0$ . We assume that gate 1 is the network output gate, so

$$p_1^{(j)} = f_R(x^{(j)}) \quad (3.4)$$

Inequalities for possible combinations among all the gates are necessary for the entire network. Thus all connections but inequalities for preventing loops are included. This is called "all-interconnection formulation."<sup>(15)</sup>

(ii) Inequalities for  $\beta_{ik}^{(j)} = \alpha_{ik} p_i^{(j)}$

As can be easily seen, the non-linear equality (3.1) can be replaced by the following linear inequalities:

$$-p_i^{(j)} - \alpha_{ik} + \beta_{ik}^{(j)} \geq 1 \quad (3.5)$$

$$p_i^{(j)} + \alpha_{ik} - 2\beta_{ik}^{(j)} \geq 0 \quad (3.6)$$

where  $i = 1, 2, \dots, R_n$ ,  $k = 1, 2, \dots, R_n$  ( $i \neq k$ ) and  $j = 1, 2, \dots, r = 2^n$ .

(iii) Restrictions on inputs and outputs

Each gate except the network output gate must have at least one input from the external variables or from other gates, because we do not need any gates which have no inputs. Thus

$$\sum_{l=1}^n w_l^k + \sum_{\substack{i=1 \\ i \neq k}}^{R_n} \alpha_{ik} \geq 1 \quad (3.7)$$

where  $k = 2, 3, \dots, R_n$ .

All gates except the network output gate connect to at least one other gate.

Thus

$$\sum_{\substack{j=1 \\ j \neq k}}^{R_n} \alpha_{kj} \geq 1 \quad (3.8)$$

where  $k = 2, 3, 4, \dots, R_n$

The following three inequalities are powerful for speeding up the computation.

(iv) Triangular condition.

Theorem 4 <sup>(2) (3) (13)</sup> Suppose three gates are connected as shown in Figure 3.1 where the only output from gate  $j$  is  $\alpha_{jk}$ . If  $\alpha_{ij} = \alpha_{jk} = \alpha_{ik} = 1$ , the network shown in Figure 3.1 is not optimal.




Figure 3.1--Triangular connections

By this theorem, at least one of  $\alpha_{ij}$ ,  $\alpha_{jk}$  and  $\alpha_{ik}$  is 0. Thus

$$\alpha_{ij} + \alpha_{jk} + \alpha_{ik} \leq 2 + \sum_{\substack{l=1 \\ l \neq i, j, k}}^{R_n} \alpha_{jl} \quad (3.9)$$

where  $i, j, k = 1, 2, \dots, R_n$  and  $i \neq j \neq k \neq i$ .

This property is still true even if gate  $i$  is replaced by external variable  $X_i$ . Thus

$$w_i^j + w_i^k + \alpha_{jk} \geq 2 + \sum_{\substack{l=1 \\ l \neq j, k}}^{R_n} \alpha_{jl} \quad (3.10)$$

where  $j, k = 1, 2, \dots, R_n$ ,  $i = 1, 2, \dots, n$  and  $k \neq j$ .

(v) Restrictions on the inputs of the network output gate.

Theorem 5 <sup>(2) (3) (13)</sup> All gates which are connected to the network output gate (gate 1) are not connected to any other gate.

The property stated in this theorem is expressed

$$-\sum_{\substack{k=2 \\ k \neq i}}^{R_n} \alpha_{ik} \geq U (\alpha_{i1} - 1) \quad (3.11)$$

$U$  is a positive integer large enough so that the inequality becomes non-restrictive if  $\alpha_{i1} = 0$ .

### 3.2 Procedure

A synthesis approach for all networks which have a minimum number of NOR gates without minimizing the number of connections is as follows <sup>(6)</sup>:



- (i) The initial value of  $R_n$  is set to 1;  $R_n = 1$ .
- (ii) Formulate an IP problem described in section 3.1 to obtain the networks for  $f$  using  $R_n$  NOR gates. The objective function is not required.
- (iii) If there exists no solution, set  $R_n + 1 \rightarrow R_n$  and repeat (ii) and (iii) until solutions are obtained.

By this step, all networks which have the minimum number of NOR gates but where the number of connections is not necessarily minimized are obtained for a given function  $f$ .

### 3.3 Notations

$R_n$ : A number of NOR gates assumed in a network.

$f$ : A function to be realized.

$X_1, X_2, \dots, X_n$ :  $n$  external variables.

$\vec{X}^{(j)} = (x_1^{(j)}, x_2^{(j)}, \dots, x_n^{(j)})$ :  $j$ -th input vector, where  $x_i^{(j)} = 0$  or  $1$  and  $i = 1, 2, \dots, n, j = 1, 2, \dots, r = 2^n$ .

$\alpha_{ik}$ : The connection from gate  $i$  to gate  $k$  exists if  $\alpha_{ik} = 1$  and does not exist if  $\alpha_{ik} = 0$ .

$W_i^k$ : The connection from external variable  $X_i$  to gate  $k$  exists if  $W_i^k = 1$  and does not exist if  $W_i^k = 0$ .

$P_k^{(j)}$ : The output value of gate  $k$  for the  $j$ -th input vector  $\vec{X}^{(j)}$ .

$\beta_{ik}^{(j)} = P_i^{(j)} \alpha_{ik}$ : The value of the input to gate  $k$  from gate  $i$  for the  $j$ -th input vector  $\vec{X}^{(j)}$ .

$U$ : A sufficiently large positive number.

Table 3.1--Notation table

#### 4. ALGORITHM FOR THE DERIVATION OF OPTIMAL NETWORKS WITH NOR-OR GATES AND WIRED-OR LOGIC

The algorithm consists of three phases--solution of the logical design problems based on the IP formulation, derivation of OR-output-to-gate connections and derivation of Wired-ORs.

The flow chart is shown in Figure 4.1.

4.1 Phase 1: Solution of the logical design problems based on the IP formulation.

Since the algorithm for this is described in section 3.2, it is omitted here.

4.2 Phase 2: Derivation of OR-output-to-gate connections.

Step 1. Choose a network among those derived by Phase 1.

Step 2. Pick up a gate  $k$  which satisfied (i) of restriction 1, where  $1 \leq k \leq R_n$ .

Step 3. Get all seccessor gates of gate  $k$ .

Step 4. Choose a gate as gate  $j$  which satisfies (ii) and (iii) of restriction 1 and where the set of all inputs of gate  $j$  is identical to a subset of inputs of gate  $k$ , where  $2 \leq j \leq R_n$ . Check whether each gate in the network can be a candidate for gate  $j$ .

Step 5. Classify a gate  $k$  into set  $S$  if this gate has a possibility to have only one input from OR output, and






Figure 4.1--A flow chart of the algorithm

Steps 9. to 13.

1

Classify the OR-output-to-gate connection configurations and decrease the number of candidates for these.

Step 14.

Are any OR-output-to-gate connections derived in the network?

NO

YES

Phase 3.

Part 1.

Steps 15. to 22.

Form Wired-ORs connected to gates in each of all possible networks derived by Phase 2.

Part 2.

Steps 23. to 26.

Form a Wired-OR used as the network output if the number of NOR gates or the number of connections is reduced.

Pick up the optimal networks by comparing the number of NOR gates and the number of connections.

END

Figure 4.1--(Continued)  
A flow chart of the algorithm

classify it into set M if this gate has possibilities to have two or more inputs from OR outputs.

Step 6. Repeating Step 2 through Step 5, check whether each gate in the network can be a candidate for gate k. Let  $R_k$  be the number of gates which have at least one input from OR output.

Step 7. Derive all the Wired-ORs in the network by part 1 of Phase 3 replacing the original connections by the corresponding OR-output-to-gate connections which are obtained previously as candidates. Let WG be the number of Wired-ORs.

Step 8. Go to Step 14 if there is no gate in set M. Go to the next step if there are gates in set M.

Step 9. Let  $R_t$  be the number of inputs from OR outputs to a gate t in set M. Make a  $R_t$  bit down-counter and set all the bits to "1".

Step 10. In the corresponding connection configuration of gate t,

(i) replace by OR-output-to-gate connections to inputs of gates whose corresponding bits in the down-counter are "1",

(ii) but do not replace by OR-output-to-gate connections to inputs of gates whose corresponding bits are "0".

(Theorem 3 is not applied here. It will be applied in Phase 3, Part 1.)

- Step 11. Repeat Step 9 through Step 10 for all  $2^{R_0} - 1$  possible subnetworks by counting down a  $R_0$  bit down-counter by one. Classify the connection configuration to a gate in set M by the number of input connections.
- Step 12. Choose connection configurations which satisfy restriction 2.
- Step 13. Repeat Step 9 through Step 12 for every gate in set M.
- Step 14. If  $R_k = 0$ , go to Part 2 of Phase 3. (If  $WG = 0$ , the network by Step 1 can not be minimized by Part 1 and if  $WG \neq 0$ , the network by Step 7 can not be minimized any more by Part 1, where  $WG$  is defined in Step 7.)  
If  $R_k \neq 0$ , go to Part 1 of Phase 3.

#### 4.3 Phase 3: Derivation of Wired-ORs

- (i) Part 1. Derivation of Wired-ORs whose outputs are connected to gates.
- Step 15. Make a  $R_k$  bit down-counter in which each bit represents each of all the  $R_k$  gates. Set all bits to "1."
- Step 16. Make a network by replacing the original connections by OR-output-to-gate connections to inputs of gates in set S and by OR-output-to-gate connections in Class 1 to inputs of gates in set M. Let the current count N of a  $R_k$  bit down-counter represent a network N.
- Step 17. For each input  $l_i$  of gate 1, find all gates to which

this input is connected. Denote these gates with  $(l_{i1}, l_{i2}, \dots, l_{imi})$ .

Step 18. Thus we have  $n$  gate sets  $(l_{11}, l_{12}, \dots, l_{1m1})$ ,  $(l_{21}, l_{22}, \dots, l_{2m2})$ ,  $\dots$ ,  $(l_{n1}, l_{n2}, \dots, l_{nmn})$  corresponding to inputs  $l_1, l_2, \dots, l_n$  of gate 1. Check whether there are identical sets among these gate sets applying Restriction 3. If there are any, store

- (i) those inputs as candidates for inputs of Wired-ORs,
- (ii) the corresponding gate sets as candidates for outputs of Wired-ORs,
- (iii) the number of connections as  $R_{mc}$  after replacing the original connections by all Wired-ORs, where this  $R_{mc}$  is initialized to be large positive number,
- (iv) the network number  $N$ ,
- (v) and the network itself.

Repeat Steps 17 and 18 for all  $l$ , where  $2 \leq l \leq R_n$ .

Step 19. Count down the  $R_k$  bit counter by one, and generate a network corresponding to the new count.

Step 20. Check the possibility to form Wired-ORs for only the gate whose corresponding bit of the counter changes from "1" to "0", by Steps 17 and 18. If there are any new Wired-ORs, compare the number of connections in the entire network with  $R_{mc}$ . Store (i) through



(v) of Step 18 only when the number of connections of the new network is smaller than  $R_{mc}$ .

Repeat Steps 19 and 20 until each bit of the counter becomes "0".

Step 21. Set  $N$  into the  $R_k$  bit counter. Corresponding to  $N$ , pick up a gate  $m$  which is in set  $M$ , and whose corresponding bit of the  $R_k$  bit counter is "1." If there is none, go to Part 2.

Step 22. Change OR-output-to-gate connections for inputs of gate  $m$  from class  $i$  to class  $i + 1$ , where  $i = 1, 2, 3, \dots$ , and check the possibility to form Wired-Ors by the procedure described in Steps 17 and 18 for gate  $m$ . If a network which has a fewer connections than  $R_{mc}$  is obtained, store the number of connections. Repeat for all classes of connection configurations of gate  $m$ , and repeat for each gate as gate  $m$ .

(ii) Part 2. Derivation of a Wired-OR whose output is used as the network output.

Step 23. Repeat Step 2 through Step 22 for all original networks for a function  $f$ , and pick up the network which has the minimum number of connections.

Step 24. Repeat Step 2 through Step 23 for all original networks for a given function obtained by Phase 1.

Step 25. Let  $R_n$  and  $R_{cn}$  be the minimum numbers of NOR-OR gates in the networks among the networks obtained by Step

24 for  $f$  and  $\bar{f}$ , respectively. If  $R_{cn} \leq R_n$ , (this means  $R_n = R_{cn} + 1$  or  $R_n = R_{cn}$  by Theorem 2) change gate 1 of the network for  $\bar{f}$  to a Wired-OR. Then this network has become an optimal network for  $f$ . If  $R_{cn} > R_n$ , go to the next step.

Step 26. If the number of connections in the network for  $\bar{f}$  is larger than that for  $f$ , this network for  $f$  is optimal. Otherwise, change gate 1 of the network for  $\bar{f}$  to a Wired-OR. Then this has become an optimal network for  $f$ .

When we repeat all steps from 1 to 26 for all functions to be solved, we will have a catalog.

## 5. COMPUTATIONAL RESULTS BY THE ALGORITHM

### 5.1 Program package

This program package is an implementation of Phase 2 and Part 1 of Phase 3 of the algorithm, and can treat up through four variable functions which require 15 NOR-OR gates. Phase 1 is accomplished by the integer program package implemented in the past (Developed by Muroga et. al., and modulated by Y. Kembayashi), and Part 2 of Phase 3 is accomplished by hands. This program package consists of one main program and seven subroutines written in FORTRAN IV. The number of statements for each program is shown in Table 5.1, and the details of flow charts and programs are shown in Appendix C and D, respectively.

Name	Function	Number of Statements
MAIN	Main program	338
CHKWRD	Check whether a new Wired-OR satisfies Restriction 3	73
CONCT	Count connections in the entire network	15
DOWNCT	Count down a counter by one	13
MAKECT	Generate or change networks	16
SEQNS	Sort by the number of gates	17
SECSSR	Obtain all successor gates of a gate	23
WRDOR	Derive all Wired-ORs in the network	94

Table 5.1--Main program and seven subroutines in the program package

### 5.2 Optimal networks



The algorithm was applied to all networks for all three variable functions and to all networks for all four variable functions which can be implemented with five or less NOR gates, where all these networks were obtained by Phase 1. All functions are classified into equivalence classes with respect to permutation of variables. According to this classification, there are 77 representative functions for functions of three or less variables except trivial functions (i.e., 0, 1, and  $x_i$ ) and 312 representative functions for functions of exactly four variables which can be implemented with five or less NOR gates (it was proved by Ikeno et. al.<sup>(14)</sup> that 312 representative functions can be implemented with five or less NOR gates). For original networks obtained by Phase 1, the numbers of representative functions and numbers of networks are shown in Table 5.2 according to the number of NOR gates in a network.

	Number of NOR gates in each network						
	1	2	3	4	5	6	7
Number of representative functions	3	5	8	17	23	15	6
Number of networks by Phase 1	3	5	12	35	94	235	189
Number of OR-output-to-gate connections by Phase 2	0	0	0	0	1	10	15
Number of Wired-ORs by Part 1 of Phase 3	0	0	0	2	9	19	52
Number of Wired-ORs by Part 2 of Phase 3	0	2	4	11	21	14	6

Table 5.2 (a)--Statistics on functions of three variables at each phase of the algorithm

Numbers of all OR-output-to-gate connections and numbers of all Wired-ORs in networks obtained by Phase 2 and by Part 1 of Phase 3 (by the program package), and numbers of Wired-ORs in optimal networks obtained by Part 2 of Phase 3 are also shown in the same table. (e.g., 52 Wired-ORs are found throughout 189 networks of 7 gates.)

The number of Wired-ORs used as the network output of networks which can be implemented with five NOR gates and also the number of representative functions are not found in the cases labeled with \* in Tables 5.2 (b) and 5.3 (b) for the following reason. For functions of four variables, no network

	Number of NOR gates in each network				
	1	2	3	4	5
Number of representative functions	1	4	13	60	234
Number of networks by Phase 1	1	4	20	135	892
Number of OR output-to-gate connections by Phase 2	0	0	0	1	23
Number of Wired-Ors by Part 1 of Phase 3	0	0	2	27	221
Number of Wired-ORs by Part 2 of Phase 3	0	1	5	37	*

Table 5.2 (b)--Statistics on functions of four variables at each phase of the algorithm

which can be implemented with six NOR gates was obtained by Phase 1. If they were obtained, the number of NOR gates in a network could be reduced by Theorem 2.

For optimal networks with NOR-OR gates and Wired-ORs which are derived by the algorithm, numbers of representative functions are shown in Table 5.3 classified according to the number of NOR-OR gates in each optimal network. For functions

	Number of NOR-OR gates in each network							
	1	2	3	4	5	6	7	Total
Number of representative functions	6	7	17	24	15	7	0	75

Table 5.3 (a)--Optimal networks with NOR-OR gates and Wired-ORs for functions of three or less variables.

	Number of NOR-OR gates in each network				
	1	2	3	4	5
Number of representative function	4	13	60	234	*

Table 5.3 (b)--Optimal networks with NOR-OR gates and Wired-ORs for functions of four variables

of three or less variables, the numbers of NOR gates of two functions (i.e.,  $x_2 \vee x_3$  and  $x_1 \vee x_2 \vee x_3$ ) are reduced to zero.

This means that networks for these functions are implemented without NOR-OR gate but with single Wired-ORs. For functions of four variables, the number of NOR gates of one function (i.e.,  $X_1 \vee X_2 \vee X_3 \vee X_4$ ) is reduced from two to zero. Thus these functions are not counted in Table 5.3.

### 5.3 Major computational results

By combining exhaustive methods with the IP-formulation, computer time is reduced greatly compared with the approach based on only the IP-formulation. Phase 2 and Part 1 of Phase 3, however, are exhaustive methods, taking only 200 seconds for all switching functions of three or less variables and 130 seconds for all switching functions of four variables which can be implemented with five or less NOR gates.

Compared with Hellerman's catalog<sup>(1)</sup> (The results by integer programming approach<sup>(15)</sup> are identical to Hellerman's in the case of three variable functions) and with the results of the IP-formulation<sup>(12)</sup> for all switching functions of three or less variables and for all switching functions for four variables and for all switching functions for four variables which can be implemented with four or less NOR gates, this algorithm reduced 88 connections (by Theorem 1) and 74 NOR gates (by Theorem 2) throughout 59 functions of 77 representative functions of three or less variables and 74 connections and 28 NOR gates throughout 45 functions of 78 representative functions of four variables. About 16% of connections and 26% of NOR gates on the average for 77 representative functions of three or less variables, and 11% of connections and 10% of

NOR gates on the average of 78 representative functions of four variables are reduced by replacing by OR output-to-gate connections and by Wired-ORs.

The numbers of representative functions which are improved by the algorithm are shown in Table 5.4. Whenever an optimal NOR network is improved by the algorithm, OR outputs and Wired-ORs are simultaneously incorporated or Wired-ORs without OR outputs are incorporated.

	No improvement	Improved by OR alone	Improved by Wired-ORs alone	Improved by both
Number of representative functions of three variables	18	0	53	6
Number of representative functions of four variables	33	0	44	1


Table 5.4--The numbers of representative functions improved by the algorithm

#### 5.4 Examples of optimal networks

Three examples of optimal networks are shown here comparing with optimal networks of NOR gates only derived by Hellerman's catalog.<sup>(1)</sup>


(i)  $X_1 \vee X_2 \vee X_3$

Hellerman's catalog



2 NOR gates, 4 connections

This algorithm



2 connections


Two NOR gates and two connections are reduced.




$$(ii) \quad x_1 \bar{x}_2 x_3 \vee \bar{x}_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$$

Hellerman's catalog

This algorithm



7 NOR gates, 14 connections




5 NOR gates, 12 connections


Two NOR gates and two connections are reduced.

$$(iii) \quad \text{Parity function } x_1 x_2 x_3 \vee x_1 \bar{x}_2 \bar{x}_3 \vee \bar{x}_1 x_2 \bar{x}_3 \vee \bar{x}_1 \bar{x}_2 x_3$$

Hellerman's catalog



7 NOR gates, 20 connections



6 NOR gates, 14 connections


One NOR gate and six connections are reduced.

All optimal networks whose numbers of NOR gates or numbers of connections are reduced by Phases 2 and 3 of this algorithm are shown in Appendix A-1 and B-1 for all switching functions of three or less variables.

Hellerman's catalog has no network for functions of four variables, but networks which consists of only NOR gates have been obtained by the logical design based on the IP-formulation.<sup>(12)</sup> Let us show examples of optimal networks for functions of four variables comparing with the networks derived by the logical design based on the IP-formulation.

$$(i) \quad X_1 \bar{X}_2 \bar{X}_3 \vee \bar{X}_1 X_2 \bar{X}_4 \vee \bar{X}_1 X_3 \bar{X}_4 \vee \bar{X}_2 \bar{X}_3 X_4$$


IP-formulation



5 NOR gates and  
12 connections



This algorithm




3 NOR gates and  
9 connections

Two NOR gates and three connections are reduced.


$$(ii) \quad X_1 \bar{X}_3 \vee X_2 \bar{X}_3 \vee \bar{X}_1 \bar{X}_2 \bar{X}_4$$

IP-formulation



5 NOR gates and  
10 connections

This algorithm



3 NOR gates and  
7 connections

Two NOR gates and three connections are reduced.

All optimal networks whose numbers of NOR gates or numbers of connections are reduced by Phases 2 and 3, and which can be implemented with three or less NOR-OR gates are shown in Appendix A-2, and B-2.

## 6. CONCLUSION

Optimal networks consisting of NOR-OR gates and Wired-ORs under the assumption that only non-complemented variables are available as the network inputs have been found for all switching functions of three or less variables and for all switching functions of four variables which can be implemented with three or less NOR-OR gates, defining the optimality as the minimization of the number of gates first, and the number of connections next. The reason why we defined the optimality in this manner is that the cost of connections is considered to be very small compared with the cost of implementation of NOR-OR gates. But if the cost of connections becomes comparable to or is sometimes higher than that of NOR-OR gates, we have to consider a different definition of the optimality.

Also a Wired-OR is defined to have  $k_1 + k_2 - 1$  connections. If we define it to be  $k_1 + k_2$  as in the case (b) in Figure 2.10 (this also may be a fairly reasonable definition), all optimal networks which have at least one Wired-OR derived by this algorithm are still optimal networks. And then the original networks which we had before replacing the original connections by these Wired-ORs are also optimal networks for all the functions except only two functions  $\bar{x}_1 x_2 \bar{x}_3 \bar{x}_4 \vee x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4$  and  $(x_1 \vee x_2 \vee x_3) \bar{x}_4 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4$  for the following reason:

Each of all the Wired-ORs in these networks except those for the above two functions has exactly two inputs and two outputs, in other words  $k_1 = k_2 = 2$ , and these Wired-ORs do not reduce the number of connections, because if we do not use this Wired-OR,  $k_1 \times k_2 = 4$  connections are required (notice that the number of connections for the Wired-OR is  $k_1 + k_2 = 4$ ). Consequently, each function except the above two functions has latter networks in each of which the number of connections is equal to that of the former networks. Thus each function except the above two functions has one extra optimal network without Wired-ORs, corresponding to each optimal network with Wired-ORs for the function.

However each of the two functions  $\bar{x}_1 x_2 \bar{x}_3 \bar{x}_4 \vee x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4$  and  $(x_1 \vee x_2 \vee x_3) \bar{x}_4 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3 x_4$  has one optimal network which contains one Wired-OR with two inputs and three outputs, under the counting of  $k_1 + k_2 - 1$ . The Wired-OR reduces the number of connections. Thus the corresponding network without the Wired-OR is not an optimal network under the counting of  $k_1 + k_2$ .

The networks for functions of three or less variables which are obtained by Phase 1 are also derived by the branch-and-bound method to make sure whether all networks are correctly derived by Phase 1.

## LIST OF REFERENCES

- (1) L. Hellerman, "A catalog of three Variable OR-Invert and AND-Invert Logical Circuits," IEEE Trans. Electron. Comput., Vol. EC-12, pp. 198-223, June 1963.
- (2) S. Muroga, "Logical design of optimal digital networks by integer programming," in Advances in Information Systems Science, J.T. Ton Ed. New York Plenum, 1970, Vol. 3, Ch. 5, pp. 283-348.
- (3) ———, "Threshold Logic and its Applications," New York Wiley-Interscience, 1971, Ch. 14.
- (4) ——— & T. Ibaraki, "Design of optimal switching network by integer programming," IEEE Trans. Comput., Vol C-21, No. 6, pp. 573-582, June 1972.
- (5) C.R. Baugh, C. S. Chandersekaram, R.S. Swee & S. Muroga, "Optimal network of NOR-OR gates for functions of three variables," IEEE Trans. Comput., Vol. C-21, No. 2, PP. 153-160, Feb. 1972.
- (6) Y. Kambayashi & S. Muroga, "Properties of Wired Logic," To be published.
- (7) S.F. Gimpel, "The minimization of TANT networks," IEEE Trans. Electron, Comput. Vol. EC-16, pp. 18-38, Feb. 1967.
- (8) S. Muroga & T. Ibaraki, "Logical Design of an optimum network by integer linear programming--Part I," Dept. Comput. Sci., Univ. Illinois, Urbana, Rep. 264, July 1968.
- (9) ———, "———--Part II," Dept. Comput. Sci., Univ. Illinois, Urbana, Rep. 289, Dec. 1968.
- (10) T. Ibaraki, T.K. Liu, C. R. Baugh and S. Muroga, "Implicit enumeration program for zero-one integer programming," Int. J. of Comp. and Inf. Sci., Vol. 1, No. 1, pp. 75-92, March, 1972.
- (11) T.K. Liu, "A code for zero-one integer linear programming by implicit enumeration," M.S. thesis, Dept. Comput. Sci., Univ. Illinois, Rep. 302, 1968.

- (12) J.N. Culliney, "On the synthesis by integer programming of optimal NOR gate networks for four variable switching functions," M.S. thesis, Dept. Comput. Sci., Univ. Ill., Rep. 480, 1971.
- (13) K.R. Holhulin, "A code for designing optimal networks by implicit enumeration using the all-interconnection inequality formulation." To be published.
- (14) N. Ikeno, A. Hashimoto & K. Naito, "A Table of Four-Variable Minimal NAND Circuits," Electrical Communication Lab. Tech. J., Extra Issue No. 26, Electrical Communication Laboratory, Nippon Telegraph and Telephone Public Corporation, Tokyo, Japan, 1968 (in Japanese).
- (15) C.R. Baugh, T. Ibaraki, T.K. Liu & S. Muroga, "Optimum network design using NOR and NOR-AND gates by integer programming," Dept. Comput, Sci., Univ. Illinois, Report No. 293, Jan. 10, 1969.

## APPENDIX A

Optimal Networks With NOR-OR Gates And Wired-ORs



All optimal networks whose numbers of NOR gates or numbers of connections are reduced by the algorithm are shown here. The networks for functions of three or less variables are shown in A-1, and the networks for functions of four variables are shown in A-2.

Function number FCT is defined as follows:

(i) Functions of three or less variables.

External Variables	$X_1$	0	0	0	0	1	1	1	1
	$X_2$	0	0	1	1	0	0	1	1
	$X_3$	0	1	0	1	0	1	0	1
		$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$

$FCT = f_7 f_6 f_5 f_4 f_3 f_2 f_1 f_0$  in octal.

e.g., for  $X_1 \vee X_2 X_3$ ;  $f_3, f_4, f_5, f_6$  and  $f_7 = 1$

$FCT = (11111000)_2 = (270)_8$

(ii) Functions of four variables.


External Variables	$X_1$	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	$X_2$	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1
	$X_3$	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
	$X_4$	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
		$f_0$	$f_1$	$f_2$	$f_3$	$f_4$	$f_5$	$f_6$	$f_7$	$f_8$	$f_9$	$f_{10}$	$f_{11}$	$f_{12}$	$f_{13}$	$f_{14}$

$FCT = f_0 f_1 f_2 f_3 f_4 f_5 f_6 f_7 f_8 f_9 f_{10} f_{11} f_{12} f_{13} f_{14} f_{15}$  in hexadecimal.


Notations used in this paper are as follows:



















A Wired-OR















These tables show all networks with NOR-OR gates and Wired-ORs. From these tables, optimal networks with NAND-AND gates and Wired-ANDs can be easily obtained by finding the function number FCT for NAND for a given function  $f$  in the tables and then by changing NOR-OR gates and Wired-ORs to NAND-AND gates and Wired-ANDs, respectively. (e.g., the network with NOR-OR gates and Wired-ORs for function  $\bar{X}_1\bar{X}_2\bar{X}_3 \vee \bar{X}_1X_2X_3 \vee X_1\bar{X}_2X_3$  (No. 42) is changed to the network with NAND-AND gates and Wired-ANDs for function  $\bar{X}_1\bar{X}_2 \vee \bar{X}_1X_3 \vee \bar{X}_2X_3 \vee X_1X_2\bar{X}_3$  as shown in this figure.)















[illegible]
















	FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION
NOR	56	$\bar{x}_1 x_2 \vee \bar{x}_2 x_3$	NOR	57	$\bar{x}_1 \vee \bar{x}_2 x_3$	NOR	74	$x_1 \bar{x}_2 \vee \bar{x}_1 x_2$	NOR	76	$\bar{x}_1 x_2 \vee x_1 \bar{x}_2 \vee \bar{x}_1 x_3$
NAND	213	$\bar{x}_1 \bar{x}_2 \vee x_2 x_3$	NAND	13	$\bar{x}_1 (\bar{x}_2 \vee x_3)$	NAND	303	$x_1 x_2 \vee \bar{x}_1 \bar{x}_2$	NAND	203	$x_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2$
 Network no. 17			 Network no. 18			 Network no. 19			 Network no. 20		
NOR	177	$\bar{x}_1 \vee \bar{x}_2 \vee \bar{x}_3$	NOR	276	$\bar{x}_1 x_2 \vee x_1 \bar{x}_2 \vee x_3$	NOR	352	$x_1^2 \vee x_3$	NOR	26	$\bar{x}_1 \bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3 \vee x_1 \bar{x}_2 \bar{x}_3$
NAND	1	$\bar{x}_1 \bar{x}_2 \bar{x}_3$	NAND	202	$(x_1 x_2 \vee \bar{x}_1 \bar{x}_2) x_3$	NAND	250	$(x_1 \vee x_2) x_3$	NAND	227	$\bar{x}_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_3 \vee \bar{x}_2 \bar{x}_3 \vee x_1 x_2 x_3$
 No. 21			 No. 22			 No. 23			 No. 24		
NOR	30	$x_1 \bar{x}_2 \bar{x}_3 \vee \bar{x}_1 x_2 x_3$	NOR	31	$\bar{x}_1 x_2 x_3 \vee \bar{x}_2 \bar{x}_3$	NOR	50	$\bar{x}_1 x_2 x_3 \vee x_1 \bar{x}_2 \bar{x}_3$	NOR	53	$\bar{x}_1 \bar{x}_2 \vee (\bar{x}_1 \vee \bar{x}_2) x_3$
NAND	347	$x_1 x_2 \vee \bar{x}_2 x_3 \vee \bar{x}_1 \bar{x}_3$	NAND	147	$\bar{x}_1 \bar{x}_3 \vee x_2 \bar{x}_3 \vee \bar{x}_2 x_3$	NAND	353	$\bar{x}_1 \bar{x}_2 \vee x_1 x_2 \vee x_3$	NAND	53	$\bar{x}_1 \bar{x}_2 \vee (\bar{x}_1 \vee \bar{x}_2) x_3$
 No. 25			 No. 26			 No. 27			 No. 28		
NOR	54	$\bar{x}_1 x_2 \vee x_1 \bar{x}_2 x_3$	NOR	55	$\bar{x}_1 (x_2 \vee \bar{x}_3) \vee x_1 \bar{x}_2 \bar{x}_3$	NOR	75	$\bar{x}_1 x_2 \vee x_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_3$	NOR	156	$\bar{x}_1 x_2 \vee \bar{x}_1 x_3 \vee \bar{x}_2 x_3 \vee x_2 \bar{x}_3$
NAND	313	$x_1 x_2 \vee \bar{x}_1 \bar{x}_2 \vee \bar{x}_1 x_3$	NAND	213	$\bar{x}_1 x_3 \vee \bar{x}_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$	NAND	103	$\bar{x}_1 \bar{x}_2 \vee x_1 x_2 \bar{x}_3$	NAND	211	$\bar{x}_1 \bar{x}_2 \bar{x}_3 \vee x_2 x_3$
 No. 29			 No. 30			 No. 31			 No. 32		



	FCT	EXPRESSION	FCT	EXPRESSION	FCT	EXPRESSION	FCT	EXPRESSION
NOR	157	$\bar{x}_1 \vee \bar{x}_2 x_3 \vee x_2 \bar{x}_3$	NOR	211	NOR	213	NOR	$\bar{x}_1 \bar{x}_2 \vee x_2 x_3$
NAND	11	$\bar{x}_1 (\bar{x}_2 \bar{x}_3 \vee x_2 x_3)$	NAND	201	NAND	156	NAND	$\bar{x}_1 x_2 \vee \bar{x}_2 x_3$
								
		Network no. 33					Network no. 36	
NOR	217	$\bar{x}_1 \vee x_2 x_3$	NOR	231	NOR	251	NOR	$\bar{x}_1 \bar{x}_3 \vee x_2 x_3 \vee x_1 x_3$
NAND	16	$\bar{x}_1 (x_2 \vee x_3)$	NAND	146	NAND	152	NAND	$x_2 x_3 \vee \bar{x}_1 x_3$
								
		Network no. 34					Network no. 35	
								
		Network no. 37					Network no. 39	
NOR	353	$\bar{x}_1 \bar{x}_2 \vee x_1 x_2 \vee x_3$	NOR	51	NOR	152	NOR	$\bar{x}_1 x_3 \vee x_2 \bar{x}_3 \vee x_1 x_2 \bar{x}_3$
NAND	50	$(\bar{x}_1 x_2 \vee x_1 \bar{x}_2) x_3$	NAND	153	NAND	251	NAND	$x_1 x_3 \vee x_2 x_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$
								
		Network no. 41					Network no. 42	
NOR	201	$x_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$	NOR	203	NOR	207	NOR	$\bar{x}_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_3 \vee x_1 x_2 x_3$
NAND	176	$x_1 \bar{x}_2 \vee x_2 \bar{x}_3 \vee \bar{x}_1 x_3$	NAND	76	NAND	36	NAND	$\bar{x}_1 x_2 \vee \bar{x}_1 x_3 \vee x_1 \bar{x}_2 \bar{x}_3$
								
		Network no. 43					Network no. 44	
								
		Network no. 45					Network no. 47	

















	FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION
NOR	230	$x_1 \bar{x}_2 \bar{x}_3 \vee x_2 x_3$	NOR	232	$(\bar{x}_1 \vee x_2) x_3 \vee \bar{x}_1 x_2 \bar{x}_3$	NOR	233	$\bar{x}_1 \bar{x}_2 \vee \bar{x}_2 \bar{x}_3 \vee x_2 x_3$	NOR	237	$\bar{x}_1 \vee \bar{x}_2 \bar{x}_3 \vee x_2 x_3$
NAND	346	$x_1 x_2 \vee x_2 \bar{x}_3 \vee \bar{x}_2 x_3$	NAND	246	$x_1 x_3 \vee \bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3$	NAND	46	$\bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3$	NAND	6	$\bar{x}_1 (\bar{x}_2 x_3 \vee x_2 \bar{x}_3)$
											
		Network no. 49			Network no. 50			Network no. 51			Network no. 52
NOR	275	$x_1 (\bar{x}_2 \vee x_3) \vee \bar{x}_1 (x_2 \vee \bar{x}_3)$	NOR	351	$x_1 x_2 \vee x_1 x_3 \vee x_2 x_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$	NOR	150	$\bar{x}_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee x_1 x_2 \bar{x}_3$	NOR	151	$\bar{x}_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee x_1 x_2 \bar{x}_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$
NAND	202	$x_1 \bar{x}_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3$	NAND	150	$\bar{x}_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee x_1 x_2 \bar{x}_3$	NAND	351	$x_1 x_2 \vee x_1 x_3 \vee x_2 x_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$	NAND	151	$\bar{x}_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee x_1 x_2 \bar{x}_3 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$
											
		No. 53			No. 54			No. 55			No. 56
NOR	206	$x_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3$	NOR	207	$\bar{x}_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_3 \vee x_1 x_2 x_3$	NOR	227	$\bar{x}_1 \bar{x}_2 \vee \bar{x}_1 \bar{x}_3 \vee \bar{x}_2 \bar{x}_3 \vee x_1 x_2 x_3$	NOR	236	$\bar{x}_1 x_2 \vee \bar{x}_1 x_3 \vee x_2 x_3 \vee x_1 \bar{x}_2 \bar{x}_3$
NAND	236	$\bar{x}_1 x_2 \vee \bar{x}_1 x_3 \vee x_2 x_3 \vee x_1 \bar{x}_2 \bar{x}_3$	NAND	36	$\bar{x}_1 x_2 \vee \bar{x}_1 x_3 \vee x_1 \bar{x}_2 \bar{x}_3$	NAND	26	$\bar{x}_1 \bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3 \vee x_1 \bar{x}_2 \bar{x}_3$	NAND	206	$x_1 x_2 x_3 \vee \bar{x}_1 \bar{x}_2 x_3 \vee \bar{x}_1 x_2 \bar{x}_3$
											
		No. 57			No. 58			No. 59			No. 60



	FCT	EXPRESSION	FCT	EXPRESSION	FCT	EXPRESSION	FCT	EXPRESSION
NOR	7FFF	$x_1 \vee x_2 \vee x_3 \vee x_4$	NOR	8FFF	NOR	8FFF	NOR	$x_1 \vee x_2 \vee x_3 \vee \bar{x}_4$
NAND	1	$x_1 x_2 x_3 x_4$	NAND	FE	NAND	E	NAND	$x_1 x_2 x_3 \bar{x}_4$
								
		Network no. 1			Network no. 2			Network no. 3
NOR	8FF	$x_1 \vee x_2 \bar{x}_3 \bar{x}_4$	NOR	2AFF	NOR	2FFF	NOR	$x_1 \vee x_2 \vee x_3 \bar{x}_4$
NAND	EF	$x_1(x_2 \vee \bar{x}_3 \vee \bar{x}_4)$	NAND	AB	NAND	E	NAND	$x_1 x_2(x_3 \vee \bar{x}_4)$
								
		Network no. 5			Network no. 6			Network no. 7
NOR	A888	$\bar{x}_1 \bar{x}_2 \bar{x}_4 \vee \bar{x}_3 \bar{x}_4$	NOR	A8FF	NOR	EAAA	NOR	$\bar{x}_1 \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$
NAND	EEEE	$\bar{x}_1 \bar{x}_3 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$	NAND	EA	NAND	AAA8	NAND	$(\bar{x}_1 \vee \bar{x}_2 \vee \bar{x}_3) \bar{x}_4$
								
		Network no. 9			Network no. 10			Network no. 11
NOR	EAFF	$x_1 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$	NOR	FFFF	NOR	A8	NOR	$x_1(\bar{x}_2 \bar{x}_3 \vee \bar{x}_4)$
NAND	A8	$x_1(\bar{x}_2 \vee \bar{x}_3) \bar{x}_4$	NAND	8	NAND	EAFF	NAND	$x_1 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$
								
		Network no. 13			Network no. 14			Network no. 15
								
		Network no. 16			Network no. 17			Network no. 18





	FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION		FCT	EXPRESSION
NOR	88F8	$x_1 \bar{x}_2 \vee \bar{x}_3 \bar{x}_4$		NOR	8AFF	$x_1 \vee (x_2 \vee \bar{x}_3) \bar{x}_4$		NOR	A880	$\bar{x}_1 \bar{x}_4 \vee \bar{x}_2 \bar{x}_4 \vee \bar{x}_3 \bar{x}_4$	
NAND	EOEE	$(x_1 \vee \bar{x}_2)(\bar{x}_3 \vee \bar{x}_4)$		NAND	AE	$x_1 \bar{x}_4 \vee x_1 x_2 \bar{x}_3$		NAND	FEAA	$\bar{x}_1 \bar{x}_4 \vee \bar{x}_1 \bar{x}_3 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$	
											
		Network no. 49			Network no. 50			Network no. 51			Network no. 52
NOR	AACO	$x_1 \bar{x}_2 \bar{x}_3 \vee \bar{x}_1 \bar{x}_4$		NOR	AAEA	$x_1 \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$		NOR	ACEC	$(x_1 \vee x_2) \bar{x}_3 \vee \bar{x}_2 \bar{x}_4$	
NAND	FCAA	$\bar{x}_1 \bar{x}_2 \vee x_1 \bar{x}_3 \vee x_1 \bar{x}_4$		NAND	A8AA	$(x_1 \vee \bar{x}_2 \vee \bar{x}_3) \bar{x}_4$		NAND	C8CA	$\bar{x}_2 \bar{x}_3 \vee \bar{x}_3 \bar{x}_4 \vee x_1 x_2 \bar{x}_4$	
											
		Network no. 53			Network no. 54			Network no. 55			Network no. 56
NOR	ACFF	$x_1 \vee x_2 \bar{x}_3 \vee \bar{x}_2 \bar{x}_4$		NOR	AEFF	$(x_1 \vee x_2) x_3 \vee \bar{x}_4$		NOR	E888	$\bar{x}_1 \bar{x}_2 (\bar{x}_3 \vee \bar{x}_4) \vee \bar{x}_3 \bar{x}_4$	
NAND	CA	$x_1 (\bar{x}_2 \bar{x}_3 \vee x_2 \bar{x}_4)$		NAND	888A	$(x_1 x_2 \vee x_3) \bar{x}_4$		NAND	EEE8	$\bar{x}_1 (\bar{x}_3 \vee \bar{x}_4) \vee (\bar{x}_1 \vee \bar{x}_2 \vee \bar{x}_3) \bar{x}_4$	
											
		Network no. 57			Network no. 58			Network no. 59			Network no. 60
NOR	E8A8	$\bar{x}_2 \bar{x}_4 \vee \bar{x}_3 \bar{x}_4 \vee \bar{x}_1 \bar{x}_2 \bar{x}_3$		NOR	E8FF	$x_1 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_2 \bar{x}_4 \vee \bar{x}_3 \bar{x}_4$		NOR	EEEE	$\bar{x}_1 \bar{x}_3 \vee \bar{x}_2 \bar{x}_3 \vee \bar{x}_4$	
NAND	EAE8	$(\bar{x}_1 \vee \bar{x}_2) \bar{x}_4 \vee (\bar{x}_2 \vee \bar{x}_4) \bar{x}_3$		NAND	E8	$x_1 (\bar{x}_2 \bar{x}_3 \vee \bar{x}_2 \bar{x}_4 \vee \bar{x}_3 \bar{x}_4)$		NAND	A888	$(\bar{x}_1 \bar{x}_2 \vee \bar{x}_3) \bar{x}_4$	
											
		Network no. 61			Network no. 62			Network no. 63			Network no. 64





## APPENDIX B

### Statistics on Optimal Networks



Statistics on optimal networks for each of all representative functions of three or less variables except trivial functions (i.e., 0, 1 and  $X_i$ ) are shown in B-1. Statistics on optimal networks for each of all representative functions of four variables which can be implemented with four or less NOR gates in the original network derived by Phase 1 and for each of all representative functions of four variables whose numbers of NOR gates are reduced from 5 to 3 by the algorithm are shown in B-2.

Original networks are those obtained by Phase 1 of the algorithm and optimal networks are those obtained by Phases 2 and 3. Optimal networks shown with "-" sign in the optimal network column are identical to original networks. (These networks do not have network numbers in tables).

Because we do not have gates which have only OR outputs, the numbers of NOR outputs in the optimal network column also express the total numbers of gates in the networks.



Network number	FCT	Original networks derived by phase 1		Optimal networks derived by entire algorithm			
		No. of NOR gates	No. of connections	No. of NOR outputs	No. of OR outputs	No. of Wired-ORs	No. of connections
35	210	3	4		-		
	211	4	9	4	0	1	8
	212	4	6		-		
36	213	4	8	4	0	1	7
48	216	5	10	5	0	1	9
37	217	4	7	4	0	1	6
58	226	7	20	6	0	2	14
59	227	7	15	6	0	2	13
49	230	5	10	5	0	1	9
38	231	4	8	4	0	1	7
50	232	5	11	5	1	1	9
51	233	5	10	5	0	1	9
60	236	6	15	6	1	1	13
52	237	5	11	5	0	1	9
	250	3	5		-		
39	251	4	10	4	1	1	8
3	253	3	5	1	0	1	3
	254	4	7		-		
40	255	4	9	4	0	1	8
9	256	4	6	2	0	1	4
4	257	3	4	1	0	1	2
	274	5	9		-		
53	275	5	11	5	0	1	10
22	276	5	10	3	0	1	8
10	277	4	6	2	0	1	4
	350	4	9		-		
54	351	5	15	5	1	1	12
23	352	3	6	3	0	1	5
41	353	4	10	4	0	1	8
1	356	2	3	0	0	1	1
5	357	3	5	1	0	1	3
2	376	2	4	0	0	1	2

## B-2 Functions of four variables which require four or less

NOR-OR gates in each optimal network

Network number	FCT	Original networks derived by phase 1		Optimal networks derived by entire algorithm			
		No. of NOR gates	No. of connections	No. of NOR outputs	No. of OR outputs	No. of Wired-ORs	No. of connections
15	2	4	7		-		
	7	4	7		-		
	8	3	6		-		
	1F	4	8		-		
	2A	3	6		-		
	7F	3	6		-		
	80	2	5		-		
	8A	4	7		-		
	8F	4	7		-		
	A8	5	8	3	0	2	7
16	BF	4	7		-		
	EA	5	8	3	0	1	7
	1FF	4	9	4	0	1	7
	22A	4	10		-		
17	28A	4	8		-		
	2AA	3	7		-		
	2FF	5	8	3	0	1	6
	35F	4	9		-		
	37F	4	10		-		
	38F	4	8		-		
	777	3	6		-		
	77F	4	11	4	0	2	10
	78F	4	9	4	1	0	8
	7F7	4	8		-		
18	7FF	3	7	3	0	1	6
19	880	5	10	3	0	3	9
	888	2	5		-		
20	8A0	5	10	3	0	2	9
21	8A8	5	9	3	0	2	8
	8AA	4	7		-		
22	8F0	5	10	3	0	1	9
23	8F8	5	9	3	0	1	8
5	8FF	4	7	2	0	1	5
24	ACO	5	10	3	0	1	9
25	AEA	5	9	3	0	1	8
	EBB	4	7		-		
26	BFF	4	8	4	0	1	7
	EEE	5	8	3	0	1	7
27	EFF	5	9	3	0	1	7
	17FF	4	12	4	0	1	10
28	1BBP	4	8		-		
	1BFF	4	9	4	0	1	8
	1FFF	3	8	3	0	1	6

Network number	MCT	Original networks derived by phase 1		Optimal networks derived by entire algorithm			
		No. of NOR gates	No. of connections	No. of NOR outputs	No. of OR outputs	No. of Wired-OPs	No. of connections
29	2888	5	11	3	0	3	9
30	28A8	5	10	3	0	2	9
31	28FF	5	12	3	0	2	9
	2AAA	2	5		-		
32	2ACO	5	11	3	0	2	9
33	2AFA	5	10	3	0	2	8
6	2AFF	4	7	2	0	1	5
34	2CCC	5	11	3	0	2	9
35	2CEC	5	10	3	0	1	9
36	2CFF	5	11	3	0	1	9
37	2EEE	5	9	3	0	1	8
38	2EFF	5	10	3	0	1	8
7	2FFF	4	7	2	0	1	5
39	6AAA	5	11	3	0	2	9
40	6ACO	5	12	3	0	3	9
41	6AFA	5	11	3	0	2	9
42	6AFF	5	12	3	0	2	9
43	6EFE	5	10	3	0	1	9
44	6EFF	5	11	3	0	1	9
45	6FFF	5	11	3	0	1	9
1	7FFF	2	5	0	0	1	3
	8000	1	4		-		
	8008	4	10		-		
	800A	4	10		-		
	800F	4	10	4	0	1	9
	802A	4	11	4	0	1	10
	803F	4	11	4	1	1	9
	807F	4	12	4	1	1	9
	8088	3	6		-		
	808A	4	9		-		
	808F	4	9	4	0	1	8
	80AA	3	6		-		
	80FF	4	10	4	1	1	8
2	80FF	3	6	1	0	1	4
	828A	4	10		-		
	82AA	4	11	4	0	1	10
	838F	4	10	4	0	1	9
	83FF	4	11	4	0	1	10
	8777	4	12	4	1	1	9
	878F	4	11	4	0	2	9
	87F7	4	11	4	1	1	9
	87FF	4	12	4	1	1	9
8	8880	4	7	2	0	2	6
	888A	4	8		-		
	888F	4	8	4	0	1	7
46	88A0	5	9	3	0	1	8
47	88A8	5	8	3	0	1	7

Network number	FCT	Original networks derived by phase 1		Optimal networks derived by entire algorithm			
		No. of NOR gates	No. of connections	No. of NOR outputs	No. of OR outputs	No. of Wired-ORs	No. of connections
	88BF	4	9	4	0	1	8
48	88FO	5	9	3	0	1	7
49	88F8	5	8	3	0	1	6
	8AAA	3	6		-		
50	8AFF	5	8	3	0	1	6
	8BBB	4	9	4	0	1	8
	8BFF	4	10	4	0	1	9
3	8FFF	3	6	1	0	1	4
	9BBB	4	10	4	0	1	9
	9BDF	4	10	4	0	1	9
	9BFF	4	11	4	0	1	9
	9FFF	4	12	4	0	1	9
51	A880	5	11	3	0	1	11
9	A888	4	7	2	0	1	6
	A8AA	4	7		-		
10	A8FF	4	8	2	0	1	6
52	AAA8	5	8	3	0	1	8
	AABF	4	8	4	0	1	7
53	AACO	5	9	3	0	1	7
54	AABA	5	8	3	0	1	6
	ABFF	4	9	4	0	1	7
55	ACCC	5	10	3	1	1	7
56	ACEC	5	9	3	0	1	7
57	ACFF	5	9	3	0	1	7
58	AEEE	5	8	3	0	1	6
59	AFFE	5	8	3	0	1	6
4	BFFF	3	6	1	0	1	4
60	E888	5	12	3	0	2	9
61	E8A8	5	11	3	0	1	9
62	E8FF	5	11	3	0	1	9
11	EAAA	4	7	2	0	1	5
12	EACO	4	7	2	0	1	5
63	EAC8	5	10	3	0	1	8
13	FAFF	4	7	2	0	1	5
64	FEFA	5	9	3	0	1	7
14	FFFF	4	7	2	0	1	5
65	FEEF	5	8	3	0	1	6
66	FEFF	5	8	3	0	1	6




## APPENDIX C


### Flow Charts

The detailed flow charts for the programs in the program package which consists of one main program and seven subroutines as shown in Table 5.1 are shown here. The step numbers of the algorithm are also shown in the flow charts.

Read data cards.



Count the no. of  
connections from  
NOR gates.



Print out.

NOCN:  
no. of connections

Original Table

Initialization.

0 MS(I), ORIN(I,J), \$O(I,J),  
\$OW(I,J), Ro

Print out  
Message

3

1

Find OR-output.

Step 2.


KC: K counter.

Step 3.

JC: J counter.


Step 4.

Find Subset.




If MS=1, KC in S  
If MS=2, KC in M  
Step 5.


ORIN: Inputs to KC  
from OR outputs.  
Step 6.




Step 7.



Step 8.



Gate in Group M.  
Step 9.






NCLAS: no. of gate of OR out.  
 NOIN: no. of different inputs  
 to K through OR gate.  
 NCN: memory of no. of connections  
 saved by OR output.  
 NG: no. of OR out connected  
 to K.

IOR: inputs of J.

Step 10.

Down-Counter

Step 11.




Sorting:


NCNW: Working area for  
NCN.

JMM: Memory for JM.

IWGM: no. of Wired OR.



Step  
12.




tep 14.


tep 15.

ake a network:

tep 16.




Step 19.




Change a network:

Step 20.




Step 21.

Step 22.







SUBROUTINE CHWKRD  
CHECK WIRD-ORs




SUBROUTINE CONCT  
No. of Connections




ROUTINE DOWNCT  
DOWN-COUNTER



ROUTINE  
MAKE NETWORK  
MAKECT




SUBROUTINE SEQNS  
SEQUENCE

ROUTINE SUCSSR  
PROCESSOR GATES

I: the gate which we  
want to get its  
successors.

NSUC: successors


NC: number of successors.




## SUBROUTINE WRDOR

Step 17.


NI: no. of inputs to IL











## APPENDIX D

### The Program Package

The complete program package which consists of one main program and seven subroutines as shown in Table 5.1 are shown here. All programs are written in FORTRAN IV.

```

      IMPLICIT INTEGER*2 (A-Z,$)
      COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)
      DIMENSION $A(15,15),$W(15,4),$Q(15,15),$AW(15,15),$WW(15,4),
1         $QW(15,15),$AR(15,10),$WR(4,10),$OR(15,10),$RA(10,15),
2         BC(10),IDR(10),JCM(31,10),JMP(31),KSP(10),LVLM(5),M(15),
3         MNG(5),MS(15),NCN(31),NCNW(31),NGM(31),NGMG(5,15),
4         ORIN(15,5),SUC(14),WIR(10,10),WCR(10,10),JCMG(5,5,5)
1   FORMAT(2X,I1,2X,60I1)
2   FORMAT(21X,I2,6X,I3,7X,I3)
3   FORMAT(5X,75I1)
4   FORMAT(/,,' NO.',I2,',', FCT=',',I3,',', COMP=',',I3,',', NOVR=',',I1,
1     ' ', NCNR=',',I2,',', NCCN=',',I3,',', ' ORIGINAL TABLE')
5   FORMAT(' W ',60I1)
6   FORMAT(' A ',75I1)
7   FORMAT(' NO OR OUTPUT, NO WIRED OR AVAILABLE')
8   FORMAT(/,,' NEW TABLE')
9   FORMAT(' O ',75I1)
10  FORMAT(' WR ',40I1)
11  FORMAT(' AR ',75I1)
12  FORMAT(' OR ',75I1)
13  FORMAT(' RA ',75I1)
14  FORMAT(' MIN. NO. OF CONNECTIONS=',I3)
C   READ DATA CARDS
100  READ 1,D2,$W
      IF(D2.GT.5) STOP
      IF(D2-3) 115,110,105.
105  NOVR=$W(2,1)
      NCNR=10*$W(5,1)+$W(6,1)
      GO TO 100
110  READ 2,NO,FCT,COMP
      GO TO 100
115  READ 3,((($A(I,J),I= 1, 5),J=1,15)
      READ 3,((($A(I,J),I= 6,10),J=1,15)
      READ 3,((($A(I,J),I=11,15),J=1,15)
      DO 120 I=1,15
      NC(I)=0
      DO 120 J=1,5
120  GATEIN(I,J)=0
C   COUNT THE NUMBER OF CONNECTIONS
      DO 150 I=1,NONR
      DO 150 J=1,NOVR
      IF($W(I,J).EQ.0) GO TO 150
      NC(I)=NC(I)+1
      GATEIN(I,NC(I))=J+15
150  CONTINUE
      DO 220 I=1,NONR
      DO 220 J=1,NONR
      IF($A(I,J).EQ.0) GO TO 220
      NC(J)=NC(J)+1
      GATEIN(J,NC(J))=I
220  CONTINUE
      NOCN=0
      DO 230 I=1,NONR
230  NOCN=NOCN+NC(I)
      PRINT 4,NO,FCT,COMP,NOVR,NONR,NOCN
      PRINT 5,$W
      PRINT 6,$A
      IF(NONR.GE.3) GO TO 300
250  PRINT 7
      GO TO 100
C   INITIALIZATION

```

300	DO 310 I=1,15	62
	MS(I)=0	63
	DO 305 J=1,5	65
305	ORIN(I,J)=0	66
	DO 308 J=1,4	67
308	\$WW(I,J)\$W(I,J)	68
	DO 310 J=1,15	69
	\$G(I,J)=0	70
	\$OW(I,J)=0	71
310	\$AW(I,J)\$A(I,J)	72
	RQ=0	73
C	FIND OR OUTPUTS AVAILABLE	74
	DO 500 KC=1,NONR	75
	IF(NC(KC).LT.2) GO TO 500	76
	CALL SUCCSR(\$A,KC,SUC,NSUC)	77
	DO 490 JC=1,NONR	78
	IF(JC.EQ.KC) GO TO 490	79
	IF(NSUC.EQ.0) GO TO 330	80
	DO 320 IS=1,NSUC	81
	IF(JC.EQ.SUC(IS)) GO TO 490	82
320	CONTINUE	83
330	IF(\$A(JC,KC).EQ.1) GO TO 490	84
C	FIND SUBSET	85
	INJ=1	86
340	INK=1	87
350	IF(GATEIN(JC,INJ).EQ.GATEIN(KC,INK)) GO TO 360	88
	IF(INK.GE.NC(KC)) GO TO 490	89
	INK=INK+1	90
	GO TO 350	91
360	IF(INJ.GE.NC(JC)) GO TO 400	92
	INJ=INJ+1	93
	GO TO 340	94
C	MAKE NETWORK WITH NOR-OR OUTPUT	95
400	MS(KC)=MS(KC)+1	96
	CALL MAKECT(\$AW,\$WW,\$OW,JC,KC,0)	97
	ORIN(KC,MS(KC))=JC	98
490	CONTINUE	99
500	CONTINUE	100
C	CHECK WIRED OR AVAILABLE	101
	IWGM=0	102
	CALL WRDOR(\$AW,\$WW,\$OW,2,NONR,WIR,WOR,IWGM)	103
	DO 900 KC=1,NONR	104
	IF(MS(KC).LT.1) GO TO 900	105
	RQ=RQ+1	106
	M(RQ)=0	107
	KSP(RQ)=KC	108
	IF(MS(KC).LT.2) GO TO 900	109
	M(RQ)=2	110
C	GATES IN GROUP M	111
	ILT=MS(KC)	112
	DO 530 I=1,ILT	113
530	BC(I)=1	114
	IFT=ILT+1	115
	DO 532 I=IFT,10	116
532	BC(I)=0	117
	BCD=2**MS(KC)-1	118
	BCDM=BCD	119
C	COUNT NO. OF CONNECTIONS IN ALL LEVELS TO GATE K	120
600	NOIN=1	121
	NG=0	122
	DO 650 NCLAS=1,ILT	123



	IF(BC(NCLAS).NE.1) GO TO 650	124
	NG=NG+1	125
	JCM(BCD,NG)=ORIN(KC,NCLAS)	126
	ILS=NC(JCM(BCD,NG))	127
	DO 640 ITE=1,ILS	128
	IOR(NCIN)=GATEIN(JCM(BCD,NG),ITE)	129
	IC=1	130
620	IF(IC.GE.NCIN) GO TO 630	131
	IF(IOR(NCIN).EQ.IOR(IC)) GO TO 640	132
	IC=IC+1	133
	GO TO 620	134
630	NCIN=NCIN+1	135
640	CONTINUE	136
650	CONTINUE	137
	NCN(BCD)=NCIN-NG-1	138
	NGM(BCD)=NG	139
	CALL DOWNCT(BC,BCD,IBC)	140
	IF(BCD.NE.0) GO TO 600	141
C	SORTING(NO. OF CONNECTION TO GATE K)	142
	DO 730 I=1,BCDM	143
	J=1	144
705	JM=J	145
	NCNW(I)=NCN(J)	146
710	IF(J.GE.BCDM) GO TO 720	147
	J=J+1	148
	IF(NCNW(I).GE.NCN(J)) GO TO 710	149
	GO TO 705	150
720	NCN(JM)=0	151
730	JMM(I)=JM	152
	IF(IWGM.NE.0) GO TO 740	153
	M(RO)=1	154
	BCDM=1	155
	GO TO 890	156
C	CONSIDER WIRED OR AVAILABLE	157
740	DO 770 IWG=1,IWGM	158
	ILS=K1(IWG)	159
	DO 770 IWC=1,ILS	160
	DO 770 IMS=1,ILT	161
	IF(WIR(IWG,IWC).NE.ORIN(KC,IMS)) GO TO 770	162
	ILR=NGM(JMM(1))	163
	DO 760 J=1,ILR	164
	IF(JCM(JMM(1),J).EQ.ORIN(KC,IMS)) GO TO 800	165
760	CONTINUE	166
770	CONTINUE	167
	GO TO 890	168
C	GET NO. CF CONNECTIONS THAT CAN BE SAVED BY THIS CONNECTION	169
800	I=2	170
810	ILR=NGM(JMM(I))	171
	DO 820 J=1,ILR	172
	IF(JCM(JMM(I),J).EQ.ORIN(KC,IMS)) GO TO 830	173
820	CONTINUE	174
	IF(K1(IWG)*K2(IWG)-K1(IWG)-K2(IWG)+1-NCNW(1)+NCNW(I).LE.0)GOTO 830	175
	IF(I.GE.BCDM) GO TO 840	176
	I=I+1	177
	GO TO 810	178
830	BCDM=BCDM-1	179
	DO 835 IT=1,BCDM	180
835	NCNW(IT)=NCNW(IT+1)	181
	IF(I.LE.BCDM) GO TO 810	182
840	IF(BCDM.NE.1) GO TO 890	183
	M(RO)=1	184

890	DO 895 LVL=1,BCDM	185
	NGMG(PO,LVL)=NGM(JMM(LVL))	186
	ILR=NGM(JMM(LVL))	187
	DO 895 ING=1,ILR	188
895	JCMG(RO,LVL,ING)=JCM(JMM(LVL),ING)	189
	MNG(RO)=BCDM	190
900	CONTINUE	191
C	WIRED ORS	192
C	MAKE NETWORK	193
	IF(RO.NE.0) GO TO 904	194
	IF(IWGM.EQ.0) GO TO 250	195
	RMC=NCCN	196
	DO 903 I=1,IWGM	197
903	RMC=RMC-K1(I)*K2(I)+K1(I)+K2(I)-1	198
	GO TO 1270	199
904	DO 905 I=1,RO	200
905	RC(I)=1	201
	IFT=RO+1	202
	DO 910 I=IFT,10	203
910	RC(I)=0	204
	BCD=2**RO-1	205
	ALL=1	206
	FIRST=1	207
	IONE=0	208
	IWGM=0	209
	DO 990 IBC=1,RO	210
	IF(M(IBC).GE.1) GO TO 980	211
	CALL MAKECT(\$A,\$W,\$O,ORIN(KSP(IBC),1),KSP(IBC),0)	212
	GO TO 990	213
980	ILR=NGMG(IBC,1)	214
	DO 985 ING=1,ILR	215
985	CALL MAKECT(\$A,\$W,\$O,JCMG(IBC,1,ING),KSP(IBC),0)	216
990	CONTINUE	217
	CALL CCNCT(\$A,\$W,\$O,0,ROR)	218
C	MAKE WIRED ORS	219
1000	IWG=IWGM	220
	IF(ALL.EQ.1) GO TO 1020	221
	CALL WPDOR(\$A,\$W,\$O,KSP(IONE),KSP(IONE),WIR,WOR,IWGM)	222
	GO TO 1030	223
1020	CALL WPDOR(\$A,\$W,\$O,2,NONR,WIR,WOR,IWGM)	224
1030	IF(IWGM.EQ.IWG) GO TO 1090	225
	CALL CHKWRD(\$A,\$W,\$O,WIR,WOR,IWG,IWGM,RMC,FIRST,&1090)	226
	NM=BCD	227
	DO 1085 LC=1,NONR	228
	DO 1080 LD=1,NOVR	229
1080	\$WW(LC,LD)=\$W(LC,LD)	230
	DO 1085 LD=1,NONR	231
	\$AW(LC,LD)=\$A(LC,LD)	232
1085	\$OW(LC,LD)=\$O(LC,LD)	233
1090	IF(BCD.EQ.0) GO TO 1200	234
	CALL DOWNCT(BC,BCD,IONE)	235
C	CHANGE NETWORK	236
	IF(IONE.EQ.1) GO TO 1150	237
	ILS=IONE-1	238
	DO 1130 IBC=1,ILS	239
	IF(M(IBC).GE.1) GO TO 1120	240
	CALL MAKECT(\$A,\$W,\$O,ORIN(KSP(IBC),1),KSP(IBC),0)	241
	GO TO 1130	242
1120	ILR=NGMG(IBC,1)	243
	DO 1125 ING=1,ILR	244
1125	CALL MAKECT(\$A,\$W,\$O,JCMG(IBC,1,ING),KSP(IBC),0)	245

1130	CONTINUE	246
1150	IF(M(IONE).GE.1) GO TO 1155	247
	CALL MAKECT(\$A,\$W,\$O,ORIN(KSP(IONE),1),KSP(IONE),1)	248
	GO TO 1165	249
1155	ILR=NGMG(IONE,1)	250
	DO 1160 ING=1,ILR	251
1160	CALL MAKECT(\$A,\$W,\$O,JCMG(IONE,1,ING),KSP(IONE),1)	252
1165	ALL=0	253
	GO TO 1000	254
C	CHANGE LEVEL IN CONNECTION GROUP M	255
1200	IF(IWGM.EQ.0) GO TO 1282	256
	IF(RMC.GE.ROR) GO TO 1282	257
	DO 1201 I=1,RO	258
1201	LVLM(I)=1	259
	DO 1205 I=1,RO	260
1205	RC(I)=1	261
	DO 1210 I=IFT,10	262
1210	BC(I)=0	263
	BCD=2**RO-1	264
1213	IF(BCD.EQ.NM) GO TO 1215	265
	CALL DCWNCT(BC,BCD,IBC)	266
	GO TO 1213	266
1215	DO 1250 IBC=1,RO	267
	IF(BC(IBC).NE.1) GO TO 1250	268
	IF(M(IBC).NE.2) GO TO 1250	269
	DO 1217 I=1,NONR	270
	DO 1216 J=1,NOVR	271
1216	\$W(I,J)=\$WW(I,J)	272
	DO 1217 J=1,NONR	273
	\$A(I,J)=\$AW(I,J)	274
1217	\$O(I,J)=\$OW(I,J)	275
	ILS=MNG(IBC)	276
	DO 1240 LVL=2,ILS	277
	ILR=NGMG(IBC,LVL-1)	278
	DO 1220 ING=1,ILR	279
1220	CALL MAKECT(\$A,\$W,\$O,JCMG(IBC,LVL-1,ING),KSP(IBC),1)	280
	ILR=NGMG(IBC,LVL)	281
	DO 1230 ING=1,ILR	282
1230	CALL MAKECT(\$A,\$W,\$O,JCMG(IBC,LVL,ING),KSP(IBC),0)	283
	IWG=IWGM	284
	CALL WRDOR(\$A,\$W,\$O,KSP(IBC),KSP(IBC),WIR,WOR,IWGM)	285
	IF(IWGM.EQ.IWG) GO TO 1240	286
	CALL CHKWRD(\$A,\$W,\$O,WIR,WOR,IWG,IWGM,RMC,FIRST,&1240)	287
	LVLM(IBC)=LVL	288
1240	CONTINUE	289
1250	CONTINUE	290
C	GET FINAL NETWORK	291
	DO 1265 IBC=1,RO	292
	IF(LVLM(IBC).EQ.1) GO TO 1265	293
	ILR=NGMG(IBC,1)	294
	DO 1255 ING=1,ILR	295
1255	CALL MAKECT(\$AW,\$WW,\$OW,JCMG(IBC,1,ING),KSP(IBC),1)	296
	ILR=NGMG(IBC,LVLM(IBC))	297
	DO 1260 ING=1,ILR	298
1260	CALL MAKECT(\$AW,\$WW,\$OW,JCMG(IBC,LVLM(IBC),ING),KSP(IBC),0)	299
1265	CONTINUE	300
	IWGM=0	301
	CALL WRDOR(\$AW,\$WW,\$OW,2,NONR,WIR,WOR,IWGM)	302
	CALL CONCT(\$AW,\$WW,\$OW,IWGM,RMC)	303
1270	DO 1272 I=1,10	304
	DO 1271 J=1,4	305

1271	\$WR(J,I)=0	306
	DO 1272 J=1,15	307
	\$AR(J,I)=0	308
	\$OR(J,I)=0	309
1272	\$RA(I,J)=0	310
	DO 1280 I=1,IWGM	311
	ILT=K1(I)	312
	ILS=K2(I)	313
	DO 1278 J=1,ILT	314
	IF(WIR(I,J).GT.20) GO TO 1276	315
	IF(WIR(I,J).GT.15) GO TO 1274	316
	\$AR(WIR(I,J),I)=1	317
	DO 1273 JO=1,ILS	318
1273	\$AW(WIR(I,J),WOR(I,JO))=0	319
	GO TO 1278	320
1274	\$WR(WIR(I,J)-15,I)=1	321
	DO 1275 JO=1,ILS	322
1275	\$WW(WOR(I,JO),WIR(I,J)-15)=0	323
	GO TO 1278	324
1276	\$OR(WIR(I,J)-20,I)=1	325
	DO 1277 JO=1,ILS	326
1277	\$OW(WIR(I,J)-20,WOR(I,JO))=0	327
1278	CONTINUE	328
	DO 1280 J=1,ILS	329
1280	\$RA(I,WOR(I,J))=1	330
	GO TO 1290	331
1282	DO 1286 I=1,RO	332
	IF(M(I).GE.1) GO TO 1284	333
	CALL MAKECT(\$A,\$W,\$O,ORIN(KSP(I),1),KSP(I),0)	334
	GO TO 1286	335
1284	ILR=NGMG(I,1)	336
	DO 1285 ING=1,ILR	337
1285	CALL MAKECT(\$A,\$W,\$O,JCMG(I,1,ING),KSP(I),0)	338
1286	CONTINUE	339
	RMC=ROR	340
	IWGM=0	341
	DO 1288 I=1,NONR	342
	DO 1287 J=1,NOVR	343
1287	\$WW(I,J)=\$W(I,J)	344
	DO 1288 J=1,NONR	345
	\$AW(I,J)=\$A(I,J)	346
1288	\$OW(I,J)=\$O(I,J)	347
1290	PRINT 8	348
	PRINT 5,\$WW	349
	PRINT 6,\$AW	350
	IF(RO.EQ.0) GO TO 1291	351
	PRINT 9,\$OW	352
	IF(IWGM.EQ.0) GO TO 1295	353
1291	PRINT 10,\$WR	354
	PRINT 11,\$AR	355
	IF(RO.EQ.0) GO TO 1292	356
	PRINT 12,\$OR	357
1292	PRINT 13,\$PA	358
1295	PRINT 14,RMC	359
	GO TO 100	360
	END	361
	SUBROUTINE CHKWRD(\$A,\$W,\$O,WIR,WOR,IWG,IWGP,RMC,F,*)	CH 1
	IMPLICIT INTEGER*2 (A-Z,\$)	CH 2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	CH 3
	DIMENSION \$A(15,15),\$W(15,4),\$O(15,15),WIR(10,10),WOR(10,10)	CH 4
	IF(F.EQ.1) GO TO 90	CH 5

	I=IWG+1	CH	6
5	DO 40 J=1,IWG	CH	7
	IF(K1(I).NE.K1(J)) GO TO 40	CH	8
	ILT=K1(I)	CH	9
	DO 10 IW=1,ILT	CH	10
	IF(WIR(I,IW).NE.WIR(J,IW)) GO TO 40	CH	11
10	CONTINUE	CH	12
	IWGP=IWGP-1	CH	13
	K2(J)=K2(J)+1	CH	14
	ILT=K2(J)-1	CH	15
	DO 15 IW=1,ILT	CH	16
	IF(WOR(J,IW).NE.WOR(I,IW)) GO TO 20	CH	17
15	CONTINUE	CH	18
	WOR(J,K2(J))=WOR(I,K2(J))	CH	19
	GO TO 25	CH	20
20	WOR(J,K2(J))=WOR(I,IW)	CH	21
25	CALL SEQNS(WOR,J,K2(J))	CH	22
	DO 35 LC=1,IWGP	CH	23
	K1(LC)=K1(LC+1)	CH	24
	K2(LC)=K2(LC+1)	CH	25
	ILT=K1(LC)	CH	26
	DO 30 LD=1,ILT	CH	27
30	WIR(LC,LD)=WIR(LC+1,LD)	CH	28
	ILT=K2(LC)	CH	29
	DO 35 LD=1,ILT	CH	30
35	WOR(LC,LD)=WOR(LC+1,LD)	CH	31
	GO TO 82	CH	32
40	CONTINUE	CH	33
	DO 80 J=1,IWG	CH	34
	IF(K2(I).NE.K2(J)) GO TO 80	CH	35
	ILT=K2(I)	CH	36
	DO 45 IW=1,ILT	CH	37
	IF(WOR(I,IW).NE.WOR(J,IW)) GO TO 80	CH	38
45	CONTINUE	CH	39
	IWGP=IWGP-1	CH	40
	K1(J)=K1(J)+1	CH	41
	ILT=K1(J)-1	CH	42
	DO 50 IW=1,ILT	CH	43
	IF(WIR(J,IW).NE.WIR(I,IW)) GO TO 55	CH	44
50	CONTINUE	CH	45
	WIR(J,K2(J))=WIR(I,K2(J))	CH	46
	GO TO 60	CH	47
55	WIR(J,K2(J))=WIR(I,IW)	CH	48
60	CALL SEQNS(WIR,J,K2(J))	CH	49
	DO 65 LC=1,IWGP	CH	50
	K1(LC)=K1(LC+1)	CH	51
	K2(LC)=K2(LC+1)	CH	52
	ILT=K1(LC)	CH	53
	DO 65 LD=1,ILT	CH	54
65	WIR(LC,LD)=WIR(LC+1,LD)	CH	55
	ILT=K2(LC)	CH	56
	DO 70 LD=1,ILT	CH	57
70	WOR(LC,LD)=WOR(LC+1,LD)	CH	58
	GO TO 82	CH	59
80	CONTINUE	CH	60
	IF(I.GE.IWGP) GO TO 85	CH	61
	I=I+1	CH	62
	GO TO 5	CH	63
82	IF(I.GT.IWGP) GO TO 85	CH	64
	GO TO 5	CH	65
85	CALL CONCT(\$A,\$W,\$O,IWGP,RC)	CH	66

	IF(RMC.LE.RC) RETURN1	CH	67
	GO TO 95	CH	68
90	CALL CONCT(\$A,\$W,\$O,IWGP,RC)	CH	69
95	RMC=RC	CH	70
	F=0	CH	71
	RETURN	CH	72
	END	CH	73
	SUBROUTINE CONCT(\$A,\$W,\$O,IWGP,RC)	CO	1
	IMPLICIT INTEGER*2 (A-Z,\$)	CO	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	CO	3
	DIMENSION \$A(15,15),\$W(15,4),\$O(15,15)	CO	4
	RC=0	CO	5
	DO 10 I=1,NONR	CO	6
	DO 5 J=1,NOVR	CO	7
5	RC=RC+\$W(I,J)	CO	8
	DO 10 J=1,NONR	CO	9
10	RC=RC+\$A(I,J)+\$O(I,J)	CO	10
	IF(IWGP.EQ.0) RETURN	CO	11
	DO 15 I=1,IWGP	CO	12
15	RC=RC-K1(I)*K2(I)+K1(I)+K2(I)-1	CO	13
	RETURN	CO	14
	END	CO	15
	SUBROUTINE DOWNCT(BC,BCD,IBC)	DO	1
	IMPLICIT INTEGER*2 (A-Z,\$)	DO	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	DO	3
	DIMENSION BC(10)	DO	4
	IBC=1	DO	5
10	IF(BC(IBC).EQ.1) GO TO 20	DO	6
	BC(IBC)=1	DO	7
	IBC=IBC+1	DO	8
	GO TO 10	DO	9
20	BC(IBC)=0	DO	10
	BCD=BCD-1	DO	11
	RETURN	DO	12
	END	DO	13
	SUBROUTINE MAKECT(\$A,\$W,\$O,JC,KC,JD)	MA	1
	IMPLICIT INTEGER*2 (A-Z,\$)	MA	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	MA	3
	DIMENSION \$A(15,15),\$W(15,4),\$O(15,15)	MA	4
	NCJ=NC(JC)	MA	5
	DO 20 J=1,NCJ	MA	6
	IF(GATEIN(JC,J).GT.15) GO TO 10	MA	7
	\$A(GATEIN(JC,J),KC)=JD	MA	8
	GO TO 20	MA	9
10	\$W(KC,GATEIN(JC,J)-15)=JD	MA	10
20	CONTINUE	MA	11
	IF(JD.EQ.0) JDC=1	MA	12
	IF(JD.EQ.1) JDC=0	MA	13
	\$O(JC,KC)=JDC	MA	14
	RETURN	MA	15
	END	MA	16
	SUBROUTINE SEQNS(ARRAY,II,IJM)	SE	1
	IMPLICIT INTEGER*2 (A-Z,\$)	SE	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	SE	3
	DIMENSION ARRAY(10,10)	SE	4
	IJMI=IJM-1	SE	5
	DO 10 IJ=1,IJMI	SE	6
	WORK1=ARRAY(II,IJ)	SE 1	6
	IJ1=IJ+1	SE	7
	DO 5 JJ=IJ1,IJM	SE	8
	IF(ARRAY(II,JJ).GE.WORK1) GO TO 5	SE	9



	WORK2=ARRAY(II,JJ)	SE	10
	ARRAY(II,JJ)=WORK1	SE	11
	WORK1=WORK2	SE	12
5	CONTINUE	SE	13
10	ARRAY(II,IJ)=WORK1	SE	14
	RETURN	SE	15
	END	SE	16
	SUBROUTINE SUCSSR(\$A,TOP,SUC,NSUC)	SU	1
	IMPLICIT INTEGER*2 (A-Z,\$)	SU	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	SU	3
	DIMENSION \$A(15,15),SUC(14)	SU	4
	NSUC=0	SU	5
	NI=0	SU	6
	INI=TOP	SU	7
3	DO 20 IDES=1,NONR	SU	8
	IF(\$A(INI,IDES).EQ.0) GO TO 20	SU	9
	NSUC=NSUC+1	SU	10
	SUC(NSUC)=IDES	SU	11
	NN=1	SU	12
5	IF(NN.GE.NSUC) GO TO 20	SU	13
	IF(SUC(NN).EQ.SUC(NSUC)) GO TO 10	SU	14
	NN=NN+1	SU	15
	GO TO 5	SU	16
10	NSUC=NSUC-1	SU	17
20	CONTINUE	SU	18
	IF(NI.GE.NSUC) RETURN	SU	19
	NI=NI+1	SU	20
	INI=SUC(NI)	SU	21
	GO TO 3	SU	22
	END	SU	23
	SUBROUTINE WRDOR(\$A,\$W,\$D,LOW,LAST,WIR,WOR,IMG)	WR	1
	IMPLICIT INTEGER*2 (A-Z,\$)	WR	2
	COMMON NONR,NOVR,K1(10),K2(10),NC(15),GATEIN(15,5)	WR	3
	DIMENSION \$A(15,15),\$W(15,4),\$D(15,15),WIR(10,10),WOR(10,10),	WR	4
1	CHECK(15,35),GSET(10,10),NG(10),INP(10),NSAME(10),	WR	5
2	NSAMT(10)	WR	6
	DO 10 I=1,NONR	WR	7
	DO 10 J=1,35	WR	8
10	CHECK(I,J)=0	WR	9
	DO 400 IL=LOW,LAST	WR	10
	IF(NC(IL).LT.2) GO TO 400	WR	11
	NI=0	WR	12
	DO 100 IY=1,NOVR	WR	13
	IF(\$W(IL,IY).NE.1) GO TO 100	WR	14
	IF(CHECK(IL,IY+15).EQ.1) GO TO 100	WR	15
	NI=NI+1	WR	16
	NG(NI)=0	WR	17
	DO 90 IX=1,NONR	WR	18
	IF(IX.EQ.IL) GO TO 90	WR	19
	IF(\$W(IX,IY).NE.1) GO TO 90	WR	20
	NG(NI)=NG(NI)+1	WR	21
	CHECK(IX,IY+15)=1	WR	22
	GSET(NI,NG(NI))=IX	WR	23
	INP(NI)=IY+15	WR	24
90	CONTINUE	WR	25
100	CONTINUE	WR	26
	DO 200 IY=1,NONR	WR	27
	IF(\$A(IY,IL).NE.1) GO TO 200	WR	28
	IF(CHECK(IL,IY).EQ.1) GO TO 200	WR	29
	NI=NI+1	WR	30
	NG(NI)=0	WR	31

	DO 190 IX=1,NONR	WR	32
	IF(IX.EQ.IL) GO TO 190	WR	33
	IF(\$A(IY,IX).NE.1) GO TO 190	WR	34
	NG(NI)=NG(NI)+1	WR	35
	CHECK(IX,IY)=1	WR	36
	GSET(NI,NG(NI))=IX	WR	37
	INP(NI)=IY	WR	38
190	CONTINUE	WR	39
200	CONTINUE	WR	40
	DO 300 IY=1,NONR	WR	41
	IF(\$J(IY,IL).NE.1) GO TO 300	WR	42
	IF(CHECK(IL,IY+20).EQ.1) GO TO 300	WR	43
	NI=NI+1	WR	44
	NG(NI)=0	WR	45
	DO 290 IX=1,NONR	WR	46
	IF(IX.EQ.IL) GO TO 290	WR	47
	IF(\$O(IY,IX).NE.1) GO TO 290	WR	48
	NG(NI)=NG(NI)+1	WR	49
	CHECK(IX,IY+20)=1	WR	50
	GSET(NI,NG(NI))=IX	WR	51
	INP(NI)=IY+20	WR	52
290	CONTINUE	WR	53
300	CONTINUE	WR	54
	IF(NI.LE.1) GO TO 400	WR	54
	DO 305 NST=1,10	WR	55
305	NSAMT(NST)=0	WR	56
	NST=0	WR	57
	NI1=NI-1	WR	58
	DO 390 INI=1,NI1	WR	59
	IF(NST.EQ.0) GO TO 320	WR	60
	DO 310 INST=1,NST	WR	61
	IF(NSAMT(INST).EQ.INI) GO TO 390	WR	62
310	CONTINUE	WR	63
320	NS=0	WR	64
	IF(NG(INI).EQ.0) GO TO 390	WR	65
	INI1=INI+1	WR	66
	DO 350 JN1=INI1,NI	WR	67
	IF(NG(INI).NE.NG(JN1)) GO TO 350	WR	68
	NG1=NG(INI)	WR	69
	DO 330 ING=1,NG1	WR	70
	IF(GSET(INI,ING).NE.GSET(JN1,ING)) GO TO 350	WR	71
330	CONTINUE	WR	72
	NS=NS+1	WR	73
	NST=NST+1	WR	74
	NSAME(NS)=JN1	WR	75
	NSAMT(NST)=JN1	WR	76
350	CONTINUE	WR	77
	IF(NS.EQ.0) GO TO 390	WR	78
	IWG=IWG+1	WR	79
	K1(IWG)=NS+1	WR	80
	K2(IWG)=NG(INI)+1	WR	81
	WOR(IWG,1)=IL	WR	82
	ILT=K2(IWG)	WR	83
	DO 360 J=2,ILT	WR	84
360	WOR(IWG,J)=GSET(INI,J-1)	WR	85
	WIR(IWG,1)=INP(INI)	WR	86
	ILT=K1(IWG)	WR	87
	DO 370 J=2,ILT	WR	88
370	WIR(IWG,J)=INP(NSAME(J-1))	WR	89
	CALL SEQNS(WIR,IWG,K1(IWG))	WR	90
	CALL SEQNS(WOR,IWG,K2(IWG))	WR	91

390 CONTINUE  
400 CONTINUE  
RETURN  
END

WR 92  
WR 93  
WR 94  
WR 95

614 CARDS

<b>BIBLIOGRAPHIC DATA SHEET</b>		1. Report No. UIUCDCS-R-74-623	2.	3. Recipient's Accession No.	
4. Title and Subtitle  OPTIMAL NETWORKS WITH NOR-OR GATES AND WIRED-OR LOGIC				5. Report Date January 1974	
				6.	
7. Author(s) Tsuneo Kawasaki				8. Performing Organization Rept. No.	
9. Performing Organization Name and Address Department of Computer Science University of Illinois Urbana, Illinois 61801				10. Project/Task/Work Unit No.	
				11. Contract/Grant No. NSF Grant No. GJ-40221	
12. Sponsoring Organization Name and Address National Science Foundation 1800 G Street, N.W. Washington, D.C. 20550				13. Type of Report & Period Covered thesis	
				14.	
5. Supplementary Notes					
6. Abstracts  Using gates (ECL) with dual outputs and Wired-ORs, an algorithm to get the optimal networks, i.e., those which have a minimum number of NOR-OR gates and, as the secondary objective, a minimum number of connections, for a given arbitrary function, is discussed in this paper, under the assumption that only non-complemented variables are available as the network inputs. Only NOR-OR gates are used in these networks, but this algorithm can also be applied to networks with NAND-AND gates and Wired-ANDs. Based on this algorithm, optimal networks for all functions of three variables and also some functions of four variables are found.					
7. Key Words and Document Analysis. 17a. Descriptors  Logical design, wired-OR, wired-AND, NOR-OR gates, NAND-AND gates, optimal networks, ECL, integer programming.					
7b. Identifiers/Open-Ended Terms					
17c. COSATI Field/Group					
18. Availability Statement  unlimited distribution				19. Security Class (This Report) UNCLASSIFIED	21. No. of Pages 98
				20. Security Class (This Page) UNCLASSIFIED	22. Price

















MAY 5 1977





UNIVERSITY OF ILLINOIS-URBANA  
S10.64 IL6R no. C002 no.619-626(1974  
Guide on information system.



3 0112 088401143